Development of a CMOS SOI Pixel Detector
Conference
·
OSTI ID:937201
We have developed a monolithic radiation pixel detector using silicon on insulator (SOI) with a commercial 0.15 {micro}m fully-depleted-SOI technology and a Czochralski high resistivity silicon substrate in place of a handle wafer. The SOI TEG (Test Element Group) chips with a size of 2.5 x 2.5 mm{sup 2} consisting of 20 x 20 {micro}m{sup 2} pixels have been designed and manufactured. Performance tests with a laser light illumination and a {beta} ray radioactive source indicate successful operation of the detector. We also briefly discuss the back gate effect as well as the simulation study.
- Research Organization:
- Stanford Linear Accelerator Center (SLAC)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC02-76SF00515
- OSTI ID:
- 937201
- Report Number(s):
- SLAC-PUB-13374
- Country of Publication:
- United States
- Language:
- English
Similar Records
R&D of a Pixel Sensor Based on 0.15-Mu-M Fully Depleted SOI Technology
Pixel detectors in 3D technologies for high energy physics
Vertically integrated pixel readout chip for high energy physics
Conference
·
Thu Jun 18 00:00:00 EDT 2009
· Nucl.Instrum.Meth.A582:861-865,2007
·
OSTI ID:957448
Pixel detectors in 3D technologies for high energy physics
Conference
·
Fri Oct 01 00:00:00 EDT 2010
·
OSTI ID:1002012
Vertically integrated pixel readout chip for high energy physics
Conference
·
Fri Dec 31 23:00:00 EST 2010
·
OSTI ID:1011163