Pixel detectors in 3D technologies for high energy physics
Conference
·
OSTI ID:1002012
This paper reports on the current status of the development of International Linear Collider vertex detector pixel readout chips based on multi-tier vertically integrated electronics. Initial testing results of the VIP2a prototype are presented. The chip is the second embodiment of the prototype data-pushed readout concept developed at Fermilab. The device was fabricated in the MIT-LL 0.15 {micro}m fully depleted SOI process. The prototype is a three-tier design, featuring 30 x 30 {micro}m{sup 2} pixels, laid out in an array of 48 x 48 pixels.
- Research Organization:
- Fermi National Accelerator Laboratory (FNAL), Batavia, IL
- Sponsoring Organization:
- DOE Office of Science
- DOE Contract Number:
- AC02-07CH11359
- OSTI ID:
- 1002012
- Report Number(s):
- FERMILAB-CONF-10-401-PPD
- Country of Publication:
- United States
- Language:
- English
Similar Records
Vertically integrated pixel readout chip for high energy physics
A vertically integrated pixel readout device for the Vertex Detector at the International Linear Collider
Development of a CMOS SOI Pixel Detector
Conference
·
Fri Dec 31 23:00:00 EST 2010
·
OSTI ID:1011163
A vertically integrated pixel readout device for the Vertex Detector at the International Linear Collider
Journal Article
·
Sun Nov 30 23:00:00 EST 2008
· Submitted to IEEE Trans. on Electron Devices
·
OSTI ID:947203
Development of a CMOS SOI Pixel Detector
Conference
·
Tue Aug 19 00:00:00 EDT 2008
·
OSTI ID:937201