Process for 3D chip stacking
- Livermore, CA
A manufacturable process for fabricating electrical interconnects which extend from a top surface of an integrated circuit chip to a sidewall of the chip using laser pantography to pattern three dimensional interconnects. The electrical interconnects may be of an L-connect or L-shaped type. The process implements three dimensional (3D) stacking by moving the conventional bond or interface pads on a chip to the sidewall of the chip. Implementation of the process includes: 1) holding individual chips for batch processing, 2) depositing a dielectric passivation layer on the top and sidewalls of the chips, 3) opening vias in the dielectric, 4) forming the interconnects by laser pantography, and 5) removing the chips from the holding means. The process enables low cost manufacturing of chips with bond pads on the sidewalls, which enables stacking for increased performance, reduced space, and higher functional per unit volume.
- Research Organization:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA
- DOE Contract Number:
- W-7405-ENG-48
- Assignee:
- Regents of University of California (Oakland, CA)
- Patent Number(s):
- US 5834162
- OSTI ID:
- 871964
- Country of Publication:
- United States
- Language:
- English
Similar Records
L-connect routing of die surface pads to the die edge for stacking in a 3D array
L-connect routing of die surface pads to the die edge for stacking in a 3D array
Related Subjects
3d
batch
batch process
batch processing
bond
bond pads
chip
chips
circuit
circuit chip
conventional
cost
depositing
dielectric
dimensional
electrical
electrical interconnect
electrical interconnects
enables
extend
fabricating
forming
functional
holding
implementation
implements
increased
individual
integrated
integrated circuit
interconnects
interface
interface pads
l-connect
l-shaped
laser
laser pantograph
laser pantography
layer
manufacturable
manufacturable process
manufacturing
means
moving
pads
pantography
passivation
passivation layer
pattern
performance
process
process enables
processing
reduced
removing
sidewall
sidewalls
space
stacking
surface
top
top surface
type
unit
unit volume
vias
volume