Elevated voltage level I.sub.DDQ failure testing of integrated circuits
Patent
·
OSTI ID:870427
- Albuquerque, NM
Burn in testing of static CMOS IC's is eliminated by I.sub.DDQ testing at elevated voltage levels. These voltage levels are at least 25% higher than the normal operating voltage for the IC but are below voltage levels that would cause damage to the chip.
- Research Organization:
- Sandia National Laboratories (SNL), Albuquerque, NM, and Livermore, CA (United States)
- DOE Contract Number:
- AC04-94AL85000
- Assignee:
- Sandia Corporation (Albuquerque, NM)
- Patent Number(s):
- US 5519333
- OSTI ID:
- 870427
- Country of Publication:
- United States
- Language:
- English
Similar Records
Elevated voltage level I{sub DDQ} failure testing of integrated circuits
A 200 C Universal Gate Driver Integrated Circuit for Extreme Environment Applications
Case history: Failure analysis of a 16K ROM with a polysilicon gate defect
Patent
·
Tue May 21 00:00:00 EDT 1996
·
OSTI ID:870427
A 200 C Universal Gate Driver Integrated Circuit for Extreme Environment Applications
Journal Article
·
Sun Jan 01 00:00:00 EST 2012
· IEEE Transactions on Power Electronics
·
OSTI ID:870427
+1 more
Case history: Failure analysis of a 16K ROM with a polysilicon gate defect
Conference
·
Sun Aug 01 00:00:00 EDT 1993
·
OSTI ID:870427