A hardened technology on SOI for analog devices
- CEA, CentER d'Etudes de Bruyeres-Le-Chatel, BP12, 91680 Bruyeres-Le-Chatel (FR)
This paper is dedicated to the presentation of a hardened and mixed analog-digital technology under development. This technology now includes a PJFET with a quite good hardness, CMOS transistors with a potential multi-Megarad hardness and first tests of bipolar transistors with a not yet optimized structure (structure of the JFET). All the results achieved so far, together with the optimizations under way will lead to an analog technology with a digital capability and a high level of hardness (neutron fluence, cumulated dose, immunity to upsets) to address the needs of military applications and electronics for the elementary particles physics detectors of the next generation colliders.
- OSTI ID:
- 7037425
- Journal Information:
- IEEE Transactions on Nuclear Science (Institute of Electrical and Electronics Engineers); (United States), Journal Name: IEEE Transactions on Nuclear Science (Institute of Electrical and Electronics Engineers); (United States) Vol. 39:3; ISSN 0018-9499; ISSN IETNA
- Country of Publication:
- United States
- Language:
- English
Similar Records
Industrial transfer and stabilization of a CMOS-JFET-bipolar radiation-hard analog-digital SOI technology
Radiation effects on SOI analog devices parameters
Related Subjects
Instruments
or Electronic Systems
46 INSTRUMENTATION RELATED TO NUCLEAR SCIENCE AND TECHNOLOGY
ANALOG SYSTEMS
DOSE RATES
ELECTRICAL EQUIPMENT
ELECTRICAL INSULATORS
ELEMENTARY PARTICLES
ELEMENTS
EQUIPMENT
HARDENING
MEASURING INSTRUMENTS
NEUTRON FLUENCE
OPTIMIZATION
PHYSICAL RADIATION EFFECTS
RADIATION DETECTORS
RADIATION EFFECTS
RADIATION HARDENING
SEMIMETALS
SILICON
TECHNOLOGY ASSESSMENT