Control implementation for the SPUR floating point coprocessor
SPUR is a RISC-based multiprocessor workstation being designed to facilitate parallel-processing research. Typically, RISC architectures achieve low performance levels for floating-point intensive applications, as the multiple-cycle floating-point instructions are not implemented in the hardware. In an attempt to raise these performance levels, the SPUR system provides floating-point support through an extended instruction set and tightly-coupled floating-point coprocessor. This report documents the implementation of the control unit for this floating-point coprocessor; describing the coprocessor interface, control PLA definitions, the finite state machine, the dynamic cycle counter, the 4-stage load-store pipeline, and the random logic generated to drive the datapath modules. Implementation techniques and trade-offs are discussed; including design strategy, area and speed optimization, noise margin considerations, and delay balancing rf the datapath control signals for clock skew minimization. Finally, in an attempt to raise these performance levels, the SPUR system The chip is implemented in 2-layer-metal 2..mu..m CMOS technology, and uses a four-phase non-overlapping clock with a target cycle time of approximately 100ns - 140 ns.
- OSTI ID:
- 6905744
- Country of Publication:
- United States
- Language:
- English
Similar Records
Design of the IBM RISC System/6000 floating-point execution unit
The IBM RISC System/6000 processor; Hardware overview