Automatic addressing of telemetry channels
To simplify telemetry software development, a design that eliminates the use of software instructions to address telemetry channels is being implemented in our telemetry systems. By using the direct memory access function of the RCA 1802 microprocessor, once initialized, addressing of telemetry channels is automatic, requiring no software. In this report the automatic addressing of telemetry channels (AATC) scheme is compared with an earlier technique that uses software. In comparison, the automatic addressing scheme effectively increases the software capability of the microprocessor, simplifies telemetry dataset encoding, eases dataset changes, and may decrease the electronic hardware count. The software addressing technique uses at least three instructions to address each channel. The automatic addressing technique requires no software instructions. Instead, addressing is performed using a direct memory access cycle stealing technique. Application of an early version of this addressing scheme to telemetry Type 1, Dataset 3, opened up the capability to execute 400 more microprocessor instructions than could be executed using the software addressing scheme. The present version of the automatic addressing scheme uses a section of PROM reserved for telemetry channel addresses. Encoding for a dataset is accomplished by programming the PROM with channel addresses in the order they are to be monitored. The telemetry Type 2 software was written using the software addressing scheme, then rewritten using the automatic addressing scheme. While 1000 bytes of memory were required by the software addressing scheme, the automatic addressing scheme required only 396 bytes. A number of prototypes using AATC have been built and tested in a full telemetry lab unit. All have worked successfully.
- Research Organization:
- Sandia National Labs., Livermore, CA (USA)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC04-76DP00789
- OSTI ID:
- 6778795
- Report Number(s):
- SAND-82-8001; ON: DE82021101
- Country of Publication:
- United States
- Language:
- English
Similar Records
Auxiliary/master microprocessor CAMAC crate controller applications
A survey of microprocessor architectures for memory management
Locality-aware and sharing-aware cache coherence for collections of processors
Conference
·
Sat Jan 31 23:00:00 EST 1976
· IEEE Trans. Nucl. Sci., v. NS-23, no. 1, pp. 452-455
·
OSTI ID:4056040
A survey of microprocessor architectures for memory management
Journal Article
·
Sat Feb 28 23:00:00 EST 1987
· Computer; (United States)
·
OSTI ID:6917932
Locality-aware and sharing-aware cache coherence for collections of processors
Patent
·
Tue Sep 14 00:00:00 EDT 2021
·
OSTI ID:1840447