Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

Radiation hardened LSI for the 1980's: CMOS/SOS vs. I/sup 2/L

Conference · · IEEE Trans. Nucl. Sci.; (United States)
OSTI ID:6545699

The selection of semiconductor hardware best suited for a given electronic system function is becoming more difficult as the number and the performance capability of the available semiconductor technologies increase. To assist designers of radiation-hardened electronic systems in making these decisions the Research Triangle Institute, under AF Avionics Laboratory support, completed a 1976 state-of-the-art review of eight candidate semiconductor technologies for present and future military missions. The electronic capability needed for these hypothetical missions was assumed to require chips of LSI complexity. The expected performance of chips from each technology was assessed with respect to an operating environment consisting of neutrons, total gamma dose and gamma dose rate. Each of these environments was considered independently.

Research Organization:
Research Triangle Inst., Research Triangle Park, NC
OSTI ID:
6545699
Journal Information:
IEEE Trans. Nucl. Sci.; (United States), Journal Name: IEEE Trans. Nucl. Sci.; (United States) Vol. NS-24:6; ISSN IETNA
Country of Publication:
United States
Language:
English

Similar Records

Hardened CMOS/SOS LSI circuits for satellite applications
Conference · Wed Nov 30 23:00:00 EST 1977 · IEEE Trans. Nucl. Sci.; (United States) · OSTI ID:6545818

Design and performance of two 1K CMOS/SOS hardened RAMs
Journal Article · Wed Jun 01 00:00:00 EDT 1983 · IEEE Trans. Nucl. Sci.; (United States) · OSTI ID:5435851

Radiation-hardened CMOS/SOS LSI circuits
Conference · Tue Nov 30 23:00:00 EST 1976 · IEEE Trans. Nucl. Sci.; (United States) · OSTI ID:7107317