The KSR1: Experimentation and modeling of poststore
- Milan Univ. (Italy). Dipt. di Scienze dell'Informazione
- Vanderbilt Univ., Nashville, TN (United States). Dept. of Computer Science
Kendall Square Research introduced the KSR1 system in 1991. The architecture is based on a ring of rings of 64-bit microprocessors. It is a distributed, shared memory system and is scalable. The memory structure is unique and is the key to understanding the system. Different levels of caching eliminates physical memory addressing and leads to the ALLCACHE[trademark] scheme. Since requested data may be found in any of several caches, the initial access time is variable. Once pulled into the local (sub)cache, subsequent access times are fixed and minimal. Thus, the KSR1 is a Cache-Only Memory Architecture (COMA) system.This paper describes experimentation and an analytic model of the KSR1. The focus is on the poststore programmer option. With the poststore option, the programmer can elect to broadcast the updated value of a variable to all processors that might have a copy. This may save time for threads on other processors, but delays the broadcasting thread and places additional traffic on the ring. The specific issue addressed is to determine under what conditions poststore is beneficial. The analytic model and the experimental observations are in good agreement. They indicate that the decision to use poststore depends both on the application and the current system load.
- Research Organization:
- Oak Ridge National Lab., TN (United States)
- Sponsoring Organization:
- DOE; USDOE, Washington, DC (United States)
- DOE Contract Number:
- AC05-84OR21400
- OSTI ID:
- 6492371
- Report Number(s):
- ORNL/TM-12287; ON: DE93012539
- Country of Publication:
- United States
- Language:
- English
Similar Records
Measuring the effects of thread placement on the Kendall Square KSR1
Micro benchmark analysis of the KSR1