Restructuring for fault-tolerant systolic arrays
Journal Article
·
· IEEE Trans. Comput.; (United States)
The problem of restructuring systolic arrays with faulty cells is considered. An approach to derive the required data flow paths and computational sites is proposed. The data skewing requirement, which must be satisfied to find an input schedule, is also discussed. Algorithms to restructure systolic arrays for three different architecture of the processing elements are presented. A systematic method to retime the restructure array using additional programmable delays so that the retimed array satisfies the data skewing requirement is developed.
- Research Organization:
- Dept. of Computer Science, Concordia Univ., Montreal, P.Q. (CA)
- OSTI ID:
- 6275733
- Journal Information:
- IEEE Trans. Comput.; (United States), Journal Name: IEEE Trans. Comput.; (United States) Vol. 38:2; ISSN ITCOB
- Country of Publication:
- United States
- Language:
- English
Similar Records
On mapping algorithms to linear and fault-tolerant systolic arrays
Fault-tolerance and two-level pipelining in VLSI systolic arrays
Fabrication of fault-tolerant systolic array processors
Journal Article
·
Tue Feb 28 23:00:00 EST 1989
· IEEE Trans. Comput.; (United States)
·
OSTI ID:6243175
Fault-tolerance and two-level pipelining in VLSI systolic arrays
Book
·
Sat Dec 31 23:00:00 EST 1983
·
OSTI ID:5082441
Fabrication of fault-tolerant systolic array processors
Journal Article
·
Mon May 01 00:00:00 EDT 1995
· Russian Microelectronics
·
OSTI ID:105223