Dimensional processing system: a controller for multiprocessor architectures
Book
·
OSTI ID:6152970
A high-speed multiprocessor control system lets designers build efficient multiprocessor systems. Array processors can be added one at a time as needs increase. Up to 8 array processors can be effectively utilized; more can be utilized for heavily compute-bound problems. Other high-speed peripherals or peripheral processors can be included in the system. Called the dimensional processing system (DPS), it comprises a synchronous bus that transfers data at 24 megabytes/second, microprogrammable 16-bit bit-slice processors for controlling the array processors and other high-speed peripherals (one such processor is used for each peripheral), and a mass memory that can be expanded up to 27 megabytes in 1-megabyte increments. Each 1-megabyte memory board has an 11.75 megabyte/second access rate.
- OSTI ID:
- 6152970
- Country of Publication:
- United States
- Language:
- English
Similar Records
Rapid bus multiprocessor system
LIPP-a SIMD multiprocessor architecture for image processing
Triple-bus architecture gains speed, versatility
Journal Article
·
Sat Oct 31 23:00:00 EST 1981
· Comput. Des.; (United States)
·
OSTI ID:5000200
LIPP-a SIMD multiprocessor architecture for image processing
Book
·
Fri Dec 31 23:00:00 EST 1982
·
OSTI ID:5421500
Triple-bus architecture gains speed, versatility
Journal Article
·
Tue Jan 31 23:00:00 EST 1984
· Comput. Des.; (United States)
·
OSTI ID:5108207