Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

A fabrication process for a 580ps 4 Kbit Josephson non-destructive read-out RAM

Conference · · IEEE Transactions on Magnetics (Institute of Electrical and Electronics Engineers); (United States)
OSTI ID:6090158
; ; ; ; ;  [1]
  1. NEC Corp., Fundamental Research Lab., 34 Miyukigaoka, Tsukuba, Ibaraki (JP)

This paper reports on the development of a 4 Kbit Josephson non-destructive read-out (NDRO) random access memory (RAM). A process for fabricating the 580 ps 4 Kbit Josephson NDRO RAM is described that is based primarily on the use of Nb/AlOx/Nb technology and state-of-the-art planarization. The process has evolved from 1 Kbit Josephson NDRO RAM previously reported, with changes having occurred in a memory cell structure, a multilevel construction, layer planarization and minimum design rules. Advanced memory cells having 2 stacked superconducting, layer planarization and minimum design rules. Advanced memory cells having 2 stacked superconducting loops on which control lines are prepared are formed on ground plane insulation layers.

OSTI ID:
6090158
Report Number(s):
CONF-900944--
Journal Information:
IEEE Transactions on Magnetics (Institute of Electrical and Electronics Engineers); (United States), Journal Name: IEEE Transactions on Magnetics (Institute of Electrical and Electronics Engineers); (United States) Vol. 27:2; ISSN IEMGA; ISSN 0018-9464
Country of Publication:
United States
Language:
English

Similar Records

4-kbit Josephson nondestructive read-out RAM operated at 580 psec and 6. 7 MW
Conference · Thu Feb 28 23:00:00 EST 1991 · IEEE Transactions on Magnetics (Institute of Electrical and Electronics Engineers); (United States) · OSTI ID:5690166

570-ps 13-m W Josephson 1-kbit NDRO RAM
Journal Article · Sun Oct 01 00:00:00 EDT 1989 · IEEE Journal of Solid-State Circuits (Institute of Electrical and Electronics Engineers); (USA) · OSTI ID:7140234

Miniaturized vortex transitional Josephson memory cell by a vertically integrated device structure
Journal Article · Mon Feb 28 23:00:00 EST 1994 · IEEE Transactions on Applied Superconductivity (Institute of Electrical and Electronics Engineers); (United States) · OSTI ID:6982494