Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

An SEU (single event upset) tolerant memory cell derived from fundamental studies of SEU mechanisms in SRAM (static random access memories)

Conference ·
OSTI ID:6086809

A new single event upset (SEU) hardening concept, an LRAM cell, is demonstrated theoretically and experimentally. As basis for the LRAM idea, techniques were developed to measure time constants for ion induced voltage transients in conventional static random access memories, SRAM. Time constants of 0.8 and 6.0 nsec were measured for transients following strikes at the n- and p-channel drains, respectively - primary areas of SEU sensitivity. These data are the first transient time measurements on full memory chips and the large difference is fundamental to the LRAM concept. Decoupling resistors in the LRAM are used only to protect against the short transient; longer persisting pulses are blocked by a voltage divider, a basically new concept for SEU protection. In such a design, smaller resistors provide SEU tolerance, allowing higher performance, hardened memories. Test structures of the new design exhibit SEU tolerance with resistors 5-to-10 times smaller than currently used in SRAM. Our advanced transport-plus-circuit numerical simulations of the SEU process predicted this result and account for the LRAM experiments, as well as a variety of experiments on conventional SRAM. 16 refs., 6 figs., 1 tab.

Research Organization:
Hughes Research, Carlsbad, CA (USA); Aerospace Corp., Los Angeles, CA (USA); Sandia National Labs., Albuquerque, NM (USA)
DOE Contract Number:
AC04-76DP00789
OSTI ID:
6086809
Report Number(s):
SAND-87-1778C; CONF-8707112-1; ON: DE88000362
Country of Publication:
United States
Language:
English

Similar Records

An SEU tolerant memory cell derived from fundamental studies of SEU mechanisms in SRAM
Conference · Mon Nov 30 23:00:00 EST 1987 · IEEE Trans. Nucl. Sci.; (United States) · OSTI ID:7158856

An SEU tolerant memory cell derived from fundamental studies of SEU mechanisms in SRAM
Conference · Wed Dec 31 23:00:00 EST 1986 · OSTI ID:6416657

SEU immunity: The effects of scaling on the peripheral circuits of SRAMs
Conference · Wed Nov 30 23:00:00 EST 1994 · IEEE Transactions on Nuclear Science (Institute of Electrical and Electronics Engineers); (United States) · OSTI ID:6450705