The epsilon dataflow processor
Conference
·
OSTI ID:6062797
The epsilon dataflow architecture is designed for high speed uniprocessor execution as well as for parallel processing. The epsilon architecture directly matches ready operands, thus eliminating the need for associative matching stores. epsilon also supports low cost data fan out and critical sections. A 10 MFLOPS CMOS/TTL processor prototype is running and its performance has been measured with several benchmarks. The prototype processor has demonstrated sustained performance exceeding that of comparable control flow processors running at higher clock rates (three times faster than a 20 MHz transputer and 24 times faster than a Sun on a suite of arithmetic tests, for example). 22 refs., 16 figs.
- Research Organization:
- Sandia National Labs., Albuquerque, NM (USA)
- DOE Contract Number:
- AC04-76DP00789
- OSTI ID:
- 6062797
- Report Number(s):
- SAND-88-2668C; CONF-890537-1; ON: DE89001679
- Country of Publication:
- United States
- Language:
- English
Similar Records
Eps'88: Combining the best features of von Neumann and dataflow computing
Processor allocation in a Multi-ring Dataflow Machine
Small, high-speed dataflow processor
Technical Report
·
Sat Dec 31 23:00:00 EST 1988
·
OSTI ID:6432716
Processor allocation in a Multi-ring Dataflow Machine
Journal Article
·
Mon Sep 01 00:00:00 EDT 1986
· J. Parallel Distrib. Comput.; (United States)
·
OSTI ID:6560573
Small, high-speed dataflow processor
Conference
·
Fri Dec 31 23:00:00 EST 1982
·
OSTI ID:5364461