Small, high-speed dataflow processor
Conference
·
OSTI ID:5364461
Dataflow processors show much promise for high-speed computation at reasonable cost, but they are not without problems. The author discusses a processor design which combines ideas from dynamic dataflow architecture with those from reduced instruction set computers and proven large computers with parallel internal structures. The resulting processor includes a number of innovations, including operand destinations, killer tokens, I/O streams and closed-loop computation, which result in a small, relatively inexpensive processor capable of high-speed computation. The expected application areas of the processor include interactive computer graphics, signal processing, and artificial intelligence. 6 references.
- OSTI ID:
- 5364461
- Country of Publication:
- United States
- Language:
- English
Similar Records
The design of a high performance dataflow processor for multiprocessor systems
The epsilon dataflow processor
Eps'88: Combining the best features of von Neumann and dataflow computing
Thesis/Dissertation
·
Sat Dec 31 23:00:00 EST 1988
·
OSTI ID:5748968
The epsilon dataflow processor
Conference
·
Thu Dec 31 23:00:00 EST 1987
·
OSTI ID:6062797
Eps'88: Combining the best features of von Neumann and dataflow computing
Technical Report
·
Sat Dec 31 23:00:00 EST 1988
·
OSTI ID:6432716