Impact of wire topology on channel routing
Channel routing is a method that has been widely used to overcome the inherent difficulties in the routing stage of automated VLSI chip and printed circuit board design. Almost all previous work on channel routing has restricted the wires to paths that are strictly monotonic (i.e., paths that do not backtrack in either the horizontal or vertical direction). The impact on single layer channel routing of wire topologies that provide considerably more wire routing flexibility than has previously been allowed is addressed here. A hierarchy of routing classes stemming from these generalized wire topologies is defined. It is shown that each of the routing classes is applicable to both the two row routing scenario (river routing) and the single row routing scenario. The routing classes are examined to see if the flexibility provided by the new wire types is useful for single row routing. Global routing under the channel routing scenario is briefly examined. In particular, a simplistic two layer global channel routing problem is shown to be NP-complete using two separate optimization criteria.
- Research Organization:
- Pittsburgh Univ., PA (USA)
- OSTI ID:
- 6007086
- Country of Publication:
- United States
- Language:
- English
Similar Records
Complexity results for automatic layout design
Routing and embedding problems in VLSI and parallel networks