Apparatus for reading to and writing from memory streams of data while concurrently executing a plurality of data processing operations
Patent
·
OSTI ID:5871885
Apparatus is described for processing data comprising, a register file for storage of data, an input bus and an output bus, data paths connecting the register file to the input and output buses for transferring data to and from the register file, a first arithmetic logic unit having a pair of input ports connected to the input bus for receiving instruction to perform a data transformation and an output port, and a second arithmetic logic unit having a pair of input ports and receiving instruction to perform a data transformation and an output port connected to the output bus.
- Assignee:
- NOV; NOV-89-062033; EDB-89-112516
- Patent Number(s):
- US 4819155
- OSTI ID:
- 5871885
- Resource Relation:
- Patent File Date: Filed date 1 Jun 1987
- Country of Publication:
- United States
- Language:
- English
Similar Records
Cellular array processor with individual cell-level data-dependent cell control and multiport input memory
Parallel digital processor
FIFO data storage system using PLA controlled multiplexer for concurrent reading and writing or registers by different controllers
Patent
·
Tue Mar 06 00:00:00 EST 1990
·
OSTI ID:5871885
Parallel digital processor
Patent
·
Tue Feb 13 00:00:00 EST 1990
·
OSTI ID:5871885
FIFO data storage system using PLA controlled multiplexer for concurrent reading and writing or registers by different controllers
Patent
·
Tue Jan 16 00:00:00 EST 1990
·
OSTI ID:5871885