Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

Body the placement in CMOS/SOI digital circuits for transient radiation environments

Conference · · IEEE Transactions on Nuclear Science (Institute of Electrical and Electronics Engineers); (United States)
OSTI ID:5832490
; ;  [1]; ; ;  [2]
  1. Vanderbilt Univ., Nashville, TN (United States)
  2. Harris Semiconductor, Palm Bay, FL (US)

This paper presents criteria for the use of body ties to reduce or eliminate parasitic bipolar effects important in the transient radiation response of SOI/CMOS devices. A theoretically derived body tie spacing rule is verified using both TRIGSPICE and PISCESII with photocurrent injection capabilities. The tie spacing rule, which is independent of feature size within bounds, provides a simple guideline for design/layout of CMOS/SOI digital circuits for harsh transient radiation environments.

OSTI ID:
5832490
Report Number(s):
CONF-910751--
Journal Information:
IEEE Transactions on Nuclear Science (Institute of Electrical and Electronics Engineers); (United States), Journal Name: IEEE Transactions on Nuclear Science (Institute of Electrical and Electronics Engineers); (United States) Vol. 38:6; ISSN 0018-9499; ISSN IETNA
Country of Publication:
United States
Language:
English

Similar Records

SPICE analysis of the SEU sensitivity of a fully depleted SOI CMOS SRAM cell
Conference · Wed Nov 30 23:00:00 EST 1994 · IEEE Transactions on Nuclear Science (Institute of Electrical and Electronics Engineers); (United States) · OSTI ID:6558978

Transient radiation effects in SOI static RAM cells
Conference · Mon Nov 30 23:00:00 EST 1987 · IEEE Trans. Nucl. Sci.; (United States) · OSTI ID:7149580

Model for CMOS/SOI single-event vulnerability
Conference · Thu Nov 30 23:00:00 EST 1989 · IEEE Transactions on Nuclear Science (Institute of Electrical and Electronics Engineers); (USA) · OSTI ID:6948256