Minimal connectivity parallel data processing system
Patent
·
OSTI ID:5739869
This patent describes a method for use in the operation of a parallel data processing system. The system comprised of at least a two dimensional array of data processing cells, each of the cells comprising input and output communication signal lines for electrically coupling to at least all immediately neighboring cells, at least one cell disposed at a unique position at an edge of the array having input communication signal lines coupled to a predetermined logic state. The method involves determining by the control data processor that at least one of the cells of the array is inoperable.
- Assignee:
- NOV; NOV-91-001052; EDB-91-060001
- Patent Number(s):
- A; US 4964032
- Application Number:
- PPN: US s 7-270850
- OSTI ID:
- 5739869
- Country of Publication:
- United States
- Language:
- English
Similar Records
Minimal connectivity parallel data processing system
Cellular array processors with variable nesting depth vector control by selective enabling of left and right neighboring processor cells
Parallel pipelined processor
Patent
·
Tue Aug 15 00:00:00 EDT 1989
·
OSTI ID:5243021
Cellular array processors with variable nesting depth vector control by selective enabling of left and right neighboring processor cells
Patent
·
Tue May 16 00:00:00 EDT 1989
·
OSTI ID:5688178
Parallel pipelined processor
Patent
·
Tue Oct 24 00:00:00 EDT 1989
·
OSTI ID:7222550