Concurrent error detection in VLSI interconnection networks
Book
·
OSTI ID:5436661
Comprehensive VLSI fault models are proposed for three broad classes of interconnection networks between multiple processors and multiple memory modules. System-level algorithms are given for concurrent detection of errors produced by these faults during the normal use of the networks. The proposed algorithms are shown to be applicable to the three classes of interconnection networks with minimal changes in their classical design. The algorithms are appropriate for the broad classes of permanent and transient faults predominant in dense VLSI and wafer-scale integration with a minimal amount of network redundancy required for implementation. 19 references.
- OSTI ID:
- 5436661
- Country of Publication:
- United States
- Language:
- English
Similar Records
Concurrent-error detection and correction algorithm for fault-tolerant VLSI arithmetic array processors
Design and performance evaluation of dynamic interconnection networks for VLSI implementation
Design of a self-reconfiguring interconnection network for fault-tolerant VLSI processor arrays
Thesis/Dissertation
·
Mon Dec 31 23:00:00 EST 1984
·
OSTI ID:6138028
Design and performance evaluation of dynamic interconnection networks for VLSI implementation
Thesis/Dissertation
·
Sat Dec 31 23:00:00 EST 1988
·
OSTI ID:6596418
Design of a self-reconfiguring interconnection network for fault-tolerant VLSI processor arrays
Journal Article
·
Fri Mar 31 23:00:00 EST 1989
· IEEE (Institute of Electrical and Electronics Engineers) Transactions on Reliability; (USA)
·
OSTI ID:5213237