Comparison of 2D memory SEU transport simulations with experiments
Single event upset (SEU) simulations in SRAM cells have been carried out and the results are compared to experimental data on 16K bit memories. The simulations consisted of simultaneous calculations of charge transport and transient circuit response for four cross-coupled CMOS transistors following the introduction of a sheet of excess carriers into the ''off'' p-channel drain. The experiments collected upset rates produced in the memories by 163 MeV argon ions directed normally to the chip surface. Agreement between experiment and calculation was achieved only when the p-channel transistors were integrated into a single block of silicon as the chip layout and scaling was done on the Auger coefficients to compensate for an inherent 2D effect, which artificially distorts the generation densities into the unmodeled dimension of the device width.
- Research Organization:
- Sandia National Labs., Albuquerque, NM (USA); Aerospace Corp., El Segundo, CA (USA)
- DOE Contract Number:
- AC04-76DP00789
- OSTI ID:
- 5374296
- Report Number(s):
- SAND-85-1680C; ON: DE85016134
- Country of Publication:
- United States
- Language:
- English
Similar Records
An SEU tolerant memory cell derived from fundamental studies of SEU mechanisms in SRAM
Relationship between IBICC imaging and SEU in CMOS ICs
Related Subjects
Instruments
or Electronic Systems
46 INSTRUMENTATION RELATED TO NUCLEAR SCIENCE AND TECHNOLOGY
ARGON IONS
CHARGED PARTICLES
COMPUTERIZED SIMULATION
CURRENTS
ELECTRIC CURRENTS
IONS
MEMORY DEVICES
PHYSICAL RADIATION EFFECTS
RADIATION EFFECTS
SEMICONDUCTOR DEVICES
SEMICONDUCTOR STORAGE DEVICES
SIMULATION
TRANSISTORS