VLSI layout for a pipelined dadda multiplier
Journal Article
·
· ACM Trans. Comput. Syst.; (United States)
Parallel counters (unary-to-binary converters) are the principal component of a dadda multiplier. The authors specify a design first for a pipelined parallel counter, and then for a complete multiplier. As a result of its structural regularity, the layout is suitable for use in a VLSI implementation. They analyze the complexity of the resulting design using a VLSI model of computation, showing that it is optimal with respect to both its period and latency. In this sense the design compares favorably with other recent VLSI multiplier designs. 24 references.
- Research Organization:
- Princeton Univ., NJ
- OSTI ID:
- 5304269
- Journal Information:
- ACM Trans. Comput. Syst.; (United States), Journal Name: ACM Trans. Comput. Syst.; (United States) Vol. 2
- Country of Publication:
- United States
- Language:
- English
Similar Records
Design and performance of VLSI based parallel multiplier
GENERIC: a programming language for VLSI layout and layout manipulation
VLSI binary multiplier using residue number systems
Conference
·
Fri Dec 31 23:00:00 EST 1982
·
OSTI ID:5257882
GENERIC: a programming language for VLSI layout and layout manipulation
Thesis/Dissertation
·
Wed Dec 31 23:00:00 EST 1986
·
OSTI ID:6963857
VLSI binary multiplier using residue number systems
Conference
·
Thu Dec 31 23:00:00 EST 1981
·
OSTI ID:5303029