New bus architecture for distributed avionic systems
Conference
·
OSTI ID:5081426
The authors discuss a bus architecture which offers several advantages over conventional buses for a large selection of applications, and which allows for both interrupts and error checking. The bus may be expanded in the form of a tree with many processors, memories, and input/output devices distributed freely throughout the system. Therefore, it is inherently a multiprocessor bus and is well suited for systems in which a central controller controls several subordinate processors and devices. Its low overhead plus large capacity for expansion make it appropriate for a wide range of future systems.
- OSTI ID:
- 5081426
- Country of Publication:
- United States
- Language:
- English
Similar Records
Triple-bus architecture gains speed, versatility
Multiple bus architectures
Comparative performance analysis of single bus multiprocessor architectures
Journal Article
·
Tue Jan 31 23:00:00 EST 1984
· Comput. Des.; (United States)
·
OSTI ID:5108207
Multiple bus architectures
Journal Article
·
Mon Jun 01 00:00:00 EDT 1987
· Computer; (United States)
·
OSTI ID:5686816
Comparative performance analysis of single bus multiprocessor architectures
Journal Article
·
Tue Nov 30 23:00:00 EST 1982
· IEEE Trans. Comput.; (United States)
·
OSTI ID:6153451