Regular iterative algorithms and their implementation on processor arrays
In this paper, the authors summarize some recent results concerning a class of algorithms known as Regular Iterative Algorithms, particularly with respect to their implementations on processor arrays. Regular Iterative Algorithms contain all algorithms executed by systolic arrays as a proper subclass and are therefore of considerable importance in real-time signal processing applications.
- Research Organization:
- VLSI Systems Research Dept., AT and T Bell Labs., Holmdel, NJ (US)
- OSTI ID:
- 5039754
- Journal Information:
- Proc. IEEE; (United States), Journal Name: Proc. IEEE; (United States) Vol. 76:3; ISSN IEEPA
- Country of Publication:
- United States
- Language:
- English
Similar Records
Regular iterative algorithms and their implementations on processor arrays
Subspace scheduling and parallel implementation of non-systolic regular iterative algorithms
Partitioning: An essential step in mapping algorithms into systolic array processors
Thesis/Dissertation
·
Tue Dec 31 23:00:00 EST 1985
·
OSTI ID:5310887
Subspace scheduling and parallel implementation of non-systolic regular iterative algorithms
Technical Report
·
Sat Dec 31 23:00:00 EST 1988
·
OSTI ID:6860126
Partitioning: An essential step in mapping algorithms into systolic array processors
Journal Article
·
Wed Jul 01 00:00:00 EDT 1987
· Computer; (United States)
·
OSTI ID:5804072