Skip to main content
OSTI.GOVU.S. Department of Energy Office of Scientific and Technical Information
U.S. Department of Energy
Office of Scientific and Technical Information
 

An integer-N frequency synthesizer for flexible on-chip clock generation

Journal Article · · Journal of Instrumentation
 [1];  [1];  [1]
  1. Brookhaven National Laboratory (BNL), Upton, NY (United States)
+ Show Author Affiliations

A low-power integer-N frequency synthesizer for flexible on-chip clock generation has been designed in a 65 nm CMOS process. The circuit can be programmed to generate two independent low-jitter clocks between 30 MHz and 3 GHz that are locked to a 10–50 MHz reference input. The design uses a phase-locked loop (PLL) with a dual-tuned LC voltage-controlled oscillator (VCO), programmable feedback divider, and dual output dividers. The total power consumption from 1.2 V and 0.8 V supplies is 4.0 mW. In conclusion, experimental results confirm the functionality of the proposed synthesizer over a wide range of output frequencies.

Research Organization:
Brookhaven National Laboratory (BNL), Upton, NY (United States)
Sponsoring Organization:
USDOE Office of Science (SC), Basic Energy Sciences (BES)
Grant/Contract Number:
SC0012704
OSTI ID:
2549225
Report Number(s):
BNL--227975-2025-JAAM
Journal Information:
Journal of Instrumentation, Journal Name: Journal of Instrumentation Journal Issue: 03 Vol. 20; ISSN 1748-0221
Publisher:
Institute of Physics (IOP)Copyright Statement
Country of Publication:
United States
Language:
English

References (9)

nEXO: neutrinoless double beta decay search beyond 10 28 year half-life sensitivity journal December 2021
Sensitivity and discovery potential of the proposed nEXO experiment to neutrinoless double- β decay journal June 2018
DUNE as the Next-Generation Solar Neutrino Experiment journal September 2019
A PLL clock generator with 5 to 110 MHz of lock range for microprocessors journal November 1992
A filtering technique to lower LC oscillator phase noise journal January 2001
Testing of a Line Driver With Configurable Pre-Emphasis on Lossy Transmission Lines journal September 2024
Understanding Phase Error and Jitter: Definitions, Implications, Simulations, and Measurement journal January 2019
Analysis and Design of Power Supply Circuits for RF Oscillators journal December 2020
The lpGBT PLL and CDR Architecture, Performance and SEE Robustness conference March 2020

Similar Records

A 1.2-V 6-GHz Dual-Path Charge-Pump PLL Frequency Synthesizer for Quantum Control and Readout in CMOS 65-nm Process
Conference · Wed Oct 28 00:00:00 EDT 2020 · OSTI ID:1798488
A radiation tolerant clock generator for the CMS endcap timing layer readout chip
Journal Article · Wed Mar 23 00:00:00 EDT 2022 · Journal of Instrumentation · OSTI ID:1833278
A high-resolution clock phase shifter circuitry for ALTIROC
Journal Article · Sat Dec 31 23:00:00 EST 2022 · Journal of Instrumentation · OSTI ID:2424822

Related Subjects

47 OTHER INSTRUMENTATION
Analogue electronic circuits
Digital electronic circuits
Frequency synthesizers
VLSI circuits