Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

Three dimensional vertically structured electronic devices

Patent ·
OSTI ID:2542925
An apparatus includes at least one vertical transistor, where the at least one vertical transistor includes: a substrate including a first semiconductor material, an array of three dimensional (3D) structures above the substrate, a sidewall heterojunction layer positioned on at least one vertical sidewall of each 3D structure, and an isolation region positioned between the 3D structures. Each 3D structure includes the first semiconductor material. The sidewall heterojunction layer includes a second semiconductor material, where the first and second semiconductor material have different bandgaps.
Research Organization:
Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
Sponsoring Organization:
USDOE
DOE Contract Number:
AC52-07NA27344
Assignee:
Lawrence Livermore National Security, LLC (Livermore, CA)
Patent Number(s):
12,170,330
Application Number:
17/238,012
OSTI ID:
2542925
Country of Publication:
United States
Language:
English

References (15)

Compositionally Graded III-Nitride Nanowire Heterostructures: Growth, Characterization, and Applications book January 2014
In-plane bandgap control in porous GaN through electroless wet chemical etching journal February 2002
Two-dimensional electron gases induced by spontaneous and piezoelectric polarization charges in N- and Ga-face AlGaN/GaN heterostructures journal March 1999
High aspect ratio composite structures with 48.5% thermal neutron detection efficiency journal February 2013
Current status and scope of gallium nitride-based vertical transistors for high-power electronics application journal June 2013
Smooth Bosch Etch for Improved Si Diodes journal October 2013
Conformal filling of silicon micropillar platform with [sup 10]boron
  • Deo, N.; Brewer, J. R.; Reinhardt, C. E.
  • Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, Vol. 26, Issue 4 https://doi.org/10.1116/1.2939260
journal January 2008
Analysis of strain in dielectric coated three dimensional Si micropillar arrays
  • Voss, Lars F.; Reinhardt, Cathy E.; Graff, Robert T.
  • Journal of Vacuum Science & Technology B, Nanotechnology and Microelectronics: Materials, Processing, Measurement, and Phenomena, Vol. 31, Issue 6 https://doi.org/10.1116/1.4826500
journal November 2013
Top-down fabrication of large-area GaN micro- and nanopillars
  • Debnath, Ratan; Ha, Jong-Yoon; Wen, Baomei
  • Journal of Vacuum Science & Technology B, Nanotechnology and Microelectronics: Materials, Processing, Measurement, and Phenomena, Vol. 32, Issue 2 https://doi.org/10.1116/1.4865908
journal March 2014
Scaling Hetero-Epitaxy from Layers to Three-Dimensional Crystals journal March 2012
Vertical GaN-Based Trench Gate Metal Oxide Semiconductor Field-Effect Transistors on GaN Bulk Substrates journal January 2008
Novel Vertical Heterojunction Field-Effect Transistors with Re-grown AlGaN/GaN Two-Dimensional Electron Gas Channels on GaN Substrates journal April 2010
A Vertical Insulated Gate AlGaN/GaN Heterojunction Field-Effect Transistor journal April 2007
Hydrophobic Growth of GaN Material: Current Status and Future Potential journal March 2013
InGaN/GaN microcolumn light-emitting diode arrays with sidewall metal contact journal September 2013

Similar Records

Three dimensional vertically structured electronic devices
Patent · Tue Jun 01 00:00:00 EDT 2021 · OSTI ID:1824032

Three dimensional vertically structured electronic devices
Patent · Tue May 25 00:00:00 EDT 2021 · OSTI ID:1823999

Three dimensional vertically structured electronic devices
Patent · Tue Aug 29 00:00:00 EDT 2023 · OSTI ID:2222239

Related Subjects