Single-event phenomena in GaAs devices and circuits
Journal Article
·
· IEEE Transactions on Nuclear Science
- Naval Research Lab., Washington, DC (United States)
- SFA Inc., Landover, MD (United States)
The single-event upset (SEU) characteristics of GaAs devices and circuits are reviewed. GaAs FET-based integrated circuits (IC`s) are susceptible to upsets from both cosmic-ray heavy ions and protons trapped in the Earth`s radiation belts. The origin of the SEU sensitivity of GaAs IC`s is discussed in terms of both device-level and circuit-level considerations. At the device level, efficient charge-enhancement mechanisms through which more charge can be collected than is deposited by the ion have a significant negative impact on the SEU characteristics of GaAs IC`s. At the circuit level, different GaAs digital logic topologies exhibit different levels of sensitivity to SEU because of variations in parameters, including logic levels, capacitances, and the degree of gate or peripheral isolation. The operational and SEU characteristics of several different GaAs logic families are discussed. Recent advances in materials and processing that provide possible solutions to the SEU problem are addressed.
- OSTI ID:
- 242440
- Journal Information:
- IEEE Transactions on Nuclear Science, Journal Name: IEEE Transactions on Nuclear Science Journal Issue: 2 Vol. 43; ISSN 0018-9499; ISSN IETNAE
- Country of Publication:
- United States
- Language:
- English
Similar Records
Single event upsets in gallium arsenide pseudo-complementary MESFET logic
Single event upsets in gallium arsenide dynamic logic
Dependence of the SEU window of vulnerability of a logic circuit on magnitude of deposited charge
Journal Article
·
Thu Nov 30 23:00:00 EST 1995
· IEEE Transactions on Nuclear Science
·
OSTI ID:203704
Single event upsets in gallium arsenide dynamic logic
Conference
·
Wed Nov 30 23:00:00 EST 1994
· IEEE Transactions on Nuclear Science (Institute of Electrical and Electronics Engineers); (United States)
·
OSTI ID:6488790
Dependence of the SEU window of vulnerability of a logic circuit on magnitude of deposited charge
Conference
·
Tue Nov 30 23:00:00 EST 1993
· IEEE Transactions on Nuclear Science (Institute of Electrical and Electronics Engineers); (United States)
·
OSTI ID:6953146