A scaleable, radiation hardened shallow trench isolation
Shallow Trench Isolation (STI) is rapidly replacing LOCOS (Local Oxidation of Silicon) as the device isolation process of choice. However, little work has been done to characterize the radiation-hardness capability of devices built with STI. In this paper, some of the basics of STI devices are examined, such as the radiation response of unhardened STI devices. The authors discuss several issues affecting the total dose hardness of unhardened STI. These issues have critical implications for the hardness of CMOS built using STI in commercial foundries. Finally, data from hardened STI devices are presented. Total dose hardened STI devices are demonstrated on devices with gate widths down to 0.5 {micro}m.
- Research Organization:
- Lockheed Martin Space Electronics and Communications, Manassas, VA (US)
- OSTI ID:
- 20014749
- Journal Information:
- IEEE Transactions on Nuclear Science (Institute of Electrical and Electronics Engineers), Journal Name: IEEE Transactions on Nuclear Science (Institute of Electrical and Electronics Engineers) Journal Issue: 6Pt1 Vol. 46; ISSN 0018-9499; ISSN IETNAE
- Country of Publication:
- United States
- Language:
- English
Similar Records
Radiation-enhanced short channel effects due to multi-dimensional influence from charge at trench isolation oxides
Converting a bulk radiation-hardened BiCMOS technology into a dielectrically-isolated process