A CMOS delay locked loop and sub-nanosecond time-to-digital converter chip
Conference
·
OSTI ID:197825
- Aveiro Univ., Aveiro (Portugal)
- Lawrence Berkeley Lab., CA (United States)
Many high energy physics and nuclear science applications require sub-nanosecond time resolution measurements over many thousands of detector channels. Phase-locked loops have been employed in the past to obtain accurate time references for these measurements. An alternative solution, based on a delay-locked loop (DLL) is described. This solution allows for a very high level of integration yet still offers resolution in the sub-nanosecond regime. Two variations on this solution are outlined. A novel phase detector, based on the Muller C element, is used to implement a charge pump where the injected charge approaches zero as the loop approaches lock on the leading edge of an input clock reference. This greatly reduces timing jitter. In the second variation the loop locks to both the leading and trailing clock edges. In this second implementation, software coded layout generators are used to automatically layout a highly integrated, multi-channel, time to digital converter (TDC). Complex clock generation can be, achieved by taking symmetric taps off the delay elements. The two circuits, DLL and TDC, were implemented in a CMOS 1.2{mu}m and 0.8{mu}m technology, respectively. Test results show a timing jitter of less than 35 ps for the DLL circuit and better solution for the TDC circuit.
- Research Organization:
- Lawrence Berkeley Lab., CA (United States)
- Sponsoring Organization:
- USDOE, Washington, DC (United States)
- DOE Contract Number:
- AC03-76SF00098
- OSTI ID:
- 197825
- Report Number(s):
- LBL--38040; CONF-951073--14; ON: DE96004713
- Country of Publication:
- United States
- Language:
- English
Similar Records
A CMOS delay locked loop and sub-nanosecond time-to-digital converter chip
Delay-locked-loop timing error mitigation
An integrated 16-channel CMOS time to digital converter
Journal Article
·
Sat Jun 01 00:00:00 EDT 1996
· IEEE Transactions on Nuclear Science
·
OSTI ID:276487
Delay-locked-loop timing error mitigation
Patent
·
Tue Aug 08 00:00:00 EDT 2023
·
OSTI ID:2222098
An integrated 16-channel CMOS time to digital converter
Conference
·
Mon Aug 01 00:00:00 EDT 1994
· IEEE Transactions on Nuclear Science (Institute of Electrical and Electronics Engineers); (United States)
·
OSTI ID:6883624