Delay-locked-loop timing error mitigation
Patent
·
OSTI ID:2222098
Systems, methods, and circuits provide delay-locked loop (DLL) timing error mitigation. A DLL false-lock detection system can include DLL circuitry configured to receive a reference clock signal having a time period. The system can include shift register circuitry and latched comparison circuitry which can determine a time period of a locked condition of the DLL delay line with respect to the reference clock signal time period. The system can determine whether the system is correctly locked to the base time period or incorrectly locked to a multiple of the base time period. A further system can operate to cause a phase detector circuitry in a DLL to ignore the first edge of a reference clock signal presented to the phase detector circuitry and thereby avoid stuck-lock conditions.
- Research Organization:
- Allegro MicroSystems, LLC, Manchester, NH (United States)
- Sponsoring Organization:
- USDOE; National Aeronautics and Space Administration (NASA)
- Assignee:
- Allegro MicroSystems, LLC (Manchester, NH)
- Patent Number(s):
- 11,722,141
- Application Number:
- 17/660,221
- OSTI ID:
- 2222098
- Country of Publication:
- United States
- Language:
- English
Similar Records
A CMOS delay locked loop and sub-nanosecond time-to-digital converter chip
Delay locked loop integrated circuit.
A CMOS delay locked loop and sub-nanosecond time-to-digital converter chip
Conference
·
Thu Nov 30 23:00:00 EST 1995
·
OSTI ID:197825
Delay locked loop integrated circuit.
Technical Report
·
Mon Oct 01 00:00:00 EDT 2007
·
OSTI ID:921727
A CMOS delay locked loop and sub-nanosecond time-to-digital converter chip
Journal Article
·
Sat Jun 01 00:00:00 EDT 1996
· IEEE Transactions on Nuclear Science
·
OSTI ID:276487