Method and apparatus for using compression to improve performance of low voltage caches
Patent
·
OSTI ID:1805360
A method of operating a cache in a computing device includes, in response to receiving a memory access request at the cache, determining compressibility of data specified by the request, selecting in the cache a destination portion for storing the data based on the compressibility of the data and a persistent fault history of the destination portion, and storing a compressed copy of the data in a non-faulted subportion of the destination portion, wherein the persistent fault history indicates that the non-faulted subportion excludes any persistent faults.
- Research Organization:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC52-07NA27344
- Assignee:
- Advanced Micro Devices, Inc. (Santa Clara, CA)
- Patent Number(s):
- 10,884,940
- Application Number:
- 16/230,618
- OSTI ID:
- 1805360
- Country of Publication:
- United States
- Language:
- English
Similar Records
Device and method for data compression using a metadata cache
Network-aware cache coherence protocol enhancement
Dynamic cache bypassing
Patent
·
Tue Mar 14 00:00:00 EDT 2023
·
OSTI ID:1987223
Network-aware cache coherence protocol enhancement
Patent
·
Tue Sep 03 00:00:00 EDT 2019
·
OSTI ID:1576397
Dynamic cache bypassing
Patent
·
Tue Mar 24 00:00:00 EDT 2020
·
OSTI ID:1637804