Digital Application Specific Integrated Circuit Design
- Valparaiso U.
Single radiation effects can be transient and static. The charge collected from radiation has a prompt (drift) and a slow (diffusion) component. This current spike causes disparate results: SEU, SET, SEB, MBU, and more. A system level SEE mitigation technique, used to overcome, is the triple module redundancy (TMR). TMR for system Verilog (TMR4SV), written in Python, is the first step towards design IP triplication. It allows various triplication methods for flip flops, clocks, and logic.
- Research Organization:
- Fermi National Accelerator Laboratory (FNAL), Batavia, IL (United States)
- Sponsoring Organization:
- USDOE Office of Science (SC), High Energy Physics (HEP) (SC-25)
- DOE Contract Number:
- AC02-07CH11359
- OSTI ID:
- 1656618
- Report Number(s):
- FERMILAB-POSTER-20-127-TD; oai:inspirehep.net:1813221
- Country of Publication:
- United States
- Language:
- English
Similar Records
Soft error-mitigating semiconductor design system and associated methods
Soft error-mitigating semiconductor design system and associated methods
Redundant single event upset supression system
Patent
·
Mon Feb 27 23:00:00 EST 2023
·
OSTI ID:1987180
Soft error-mitigating semiconductor design system and associated methods
Patent
·
Tue Apr 23 00:00:00 EDT 2024
·
OSTI ID:2542088
Redundant single event upset supression system
Patent
·
Tue Apr 04 00:00:00 EDT 2006
·
OSTI ID:1175691