Redundant single event upset supression system
Patent
·
OSTI ID:1175691
CMOS transistors are configured to operate as either a redundant, SEU-tolerant, positive-logic, cross-coupled Nor Gate SR-flip flop or a redundant, SEU-tolerant, negative-logic, cross-coupled Nand Gate SR-flip flop. The register can operate as a memory, and further as a memory that can overcome the effects of radiation. As an SR-flip flop, the invention can be altered into any known type of latch or flip-flop by the application of external logic, thereby extending radiation tolerance to devices previously incapable of radiation tolerance. Numerous registers can be logically connected and replicated thereby being electronically configured to operate as a redundant circuit.
- Research Organization:
- Universities Research Association, Inc., Washington, DC (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC02-76CH03000
- Assignee:
- Universities Research Association, Inc. (Washington, DC)
- Patent Number(s):
- 7,023,235
- Application Number:
- 10/735,489
- OSTI ID:
- 1175691
- Country of Publication:
- United States
- Language:
- English
Similar Records
Upset due to a single particle caused propagated transients in a bulk CMOS microprocessor
Novel latch for adiabatic quantum-flux-parametron logic
High performance static latches with complete single event upset immunity
Conference
·
Sat Nov 30 23:00:00 EST 1991
· IEEE Transactions on Nuclear Science (Institute of Electrical and Electronics Engineers); (United States)
·
OSTI ID:5612361
Novel latch for adiabatic quantum-flux-parametron logic
Journal Article
·
Fri Mar 14 00:00:00 EDT 2014
· Journal of Applied Physics
·
OSTI ID:22277885
High performance static latches with complete single event upset immunity
Patent
·
Fri Dec 31 23:00:00 EST 1993
·
OSTI ID:869264