Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

Fault testing a synthesizable embedded processor at gate level using Virtex Ultrascale/Ultrascale+ FPGA emulation.

Conference ·
OSTI ID:1601535

Abstract not provided.

Research Organization:
Sandia National Laboratories (SNL-NM), Albuquerque, NM (United States)
Sponsoring Organization:
National Security Agency
DOE Contract Number:
AC04-94AL85000
OSTI ID:
1601535
Report Number(s):
SAND2019-1697C; 672624
Country of Publication:
United States
Language:
English

Similar Records

Fault testing a synthesizable embedded processor at gate level using FPGA emulation.
Conference · Mon Dec 31 23:00:00 EST 2018 · OSTI ID:1583015

Fault Testing a Synthesizable Embedded Processor at Gate Level using FPGA Emulation.
Conference · Thu Feb 28 23:00:00 EST 2019 · OSTI ID:1639567

Evaluation of soft-core processors on a Xilinx Virtex-5 field programmable gate array.
Conference · Sun Jan 31 23:00:00 EST 2010 · OSTI ID:1280973

Related Subjects