Fault testing a synthesizable embedded processor at gate level using FPGA emulation.
- DoD
Abstract not provided.
- Research Organization:
- Sandia National Laboratories (SNL-NM), Albuquerque, NM (United States)
- Sponsoring Organization:
- National Security Agency
- DOE Contract Number:
- AC04-94AL85000
- OSTI ID:
- 1583015
- Report Number(s):
- SAND2019-0073C; 671306
- Country of Publication:
- United States
- Language:
- English
Similar Records
Fault Testing a Synthesizable Embedded Processor at Gate Level using FPGA Emulation.
Fault testing a synthesizable embedded processor at gate level using Virtex Ultrascale/Ultrascale+ FPGA emulation.
A Rad-hard FPGA Tile for Embedded & Platform FPGA Applications.
Conference
·
Thu Feb 28 23:00:00 EST 2019
·
OSTI ID:1639567
Fault testing a synthesizable embedded processor at gate level using Virtex Ultrascale/Ultrascale+ FPGA emulation.
Conference
·
Thu Jan 31 23:00:00 EST 2019
·
OSTI ID:1601535
A Rad-hard FPGA Tile for Embedded & Platform FPGA Applications.
Conference
·
Sun Dec 31 23:00:00 EST 2017
·
OSTI ID:1513646