FPIX1: An advanced pixel readout chip
Conference
·
OSTI ID:14023
- Fermilab
At Fermilab, a pixel detector for BTeV is proposed for installation a few millimeters from the beam. Its information will be used in on-line track finding for the lowest level trigger system. This requires a high-speed readout and immediate data transfer from the pixel chip to the trigger processor. It is also believed that a 2-4 bits of analog information is required to achieve the targeted spatial resolution [1] with 50{micro} wide pixels. Our first prototype, FPIX0 [2], is now being used in a beam test to confirm physics simulations and to determine the required resolution of the analog ''information''. Our 2nd prototype, FPIX1, is a 160X18 pixel readout chip compatible with the ATLAS family of detectors. We have build and tested 4 FPIX1-detector assemblies. FPIX1 is realized in the HP 0.5{micro} process. The main features of FPIX1 are: 2bit flash ADC on each cell for maximum speed; Triggered or stand alone operation; and High speed sparse and time ordered Readout.
- Research Organization:
- Fermi National Accelerator Lab., Batavia, IL (US)
- Sponsoring Organization:
- USDOE Office of Energy Research (ER) (US)
- DOE Contract Number:
- AC02-76CH03000
- OSTI ID:
- 14023
- Report Number(s):
- FERMILAB-Conf-99/289
- Country of Publication:
- United States
- Language:
- English
Similar Records
Single event effects in the pixel readout chip for BTeV
The architecture of the BTeV pixel readout chip
First look at the beam test results of the FPIX2 readout chip for the BTeV silicon pixel detector
Conference
·
Thu Dec 06 23:00:00 EST 2001
·
OSTI ID:789373
The architecture of the BTeV pixel readout chip
Conference
·
Mon Dec 02 23:00:00 EST 2002
·
OSTI ID:805295
First look at the beam test results of the FPIX2 readout chip for the BTeV silicon pixel detector
Journal Article
·
Sun Oct 31 23:00:00 EST 2004
·
OSTI ID:15017019