Skip to main content
OSTI.GOVU.S. Department of Energy Office of Scientific and Technical Information
U.S. Department of Energy
Office of Scientific and Technical Information
 

Multiprocessor system with multiple concurrent modes of execution

Patent ·
OSTI ID:1333218
; ; ; ; ;
A multiprocessor system supports multiple concurrent modes of speculative execution. Speculation identification numbers (IDs) are allocated to speculative threads from a pool of available numbers. The pool is divided into domains, with each domain being assigned to a mode of speculation. Modes of speculation include TM, TLS, and rollback. Allocation of the IDs is carried out with respect to a central state table and using hardware pointers. The IDs are used for writing different versions of speculative results in different ways of a set in a cache memory.
Research Organization:
International Business Machines Corporation, Armonk, NY (United States)
Sponsoring Organization:
USDOE
Assignee:
International Business Machines Corporation (Armonk, NY)
Patent Number(s):
9,501,333
Application Number:
14/143,783
OSTI ID:
1333218
Country of Publication:
United States
Language:
English

References (12)

Scatter-Add in Data Parallel Architectures conference January 2005
A quantitative assessment of thread-level speculation techniques conference January 2000
Designing a Common Communication Subsystem book January 2005
Nonblocking Algorithms and Preemption-Safe Locking on Multiprogrammed Shared Memory Multiprocessors journal May 1998
Bulk Disambiguation of Speculative Threads in Multiprocessors conference January 2006
Fast synchronization on shared-memory multiprocessors: An architectural approach journal October 2005
Tasking with out-of-order spawn in TLS chip multiprocessors: microarchitecture and compilation conference January 2005
Speculative synchronization: applying thread-level speculation to explicitly parallel applications
  • Martínez, José F.; Torrellas, Josep
  • Tenth international conference on architectural support for programming languages and operating systems on Proceedings of the 10th international conference on architectural support for programming languages and operating systems (ASPLOS-X) - ASPLOS '02 https://doi.org/10.1145/605397.605400
conference January 2002
A fetch-and-op implementation for parallel computers journal May 1988
Wait-free synchronization journal January 1991
Algorithms for scalable synchronization on shared-memory multiprocessors journal February 1991
Active memory operations conference January 2007

Similar Records

Multiprocessor system with multiple concurrent modes of execution
Patent · Mon Dec 30 23:00:00 EST 2013 · OSTI ID:1113225
Evict on write, a management strategy for a prefetch unit and/or first level cache in a multiprocessor system with speculative execution
Patent · Tue Sep 16 00:00:00 EDT 2014 · OSTI ID:1158923
Cache as point of coherence in multiprocessor system
Patent · Mon Nov 28 23:00:00 EST 2016 · OSTI ID:1333728

Related Subjects

97 MATHEMATICS AND COMPUTING