skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Multiprocessor system with multiple concurrent modes of execution

Abstract

A multiprocessor system supports multiple concurrent modes of speculative execution. Speculation identification numbers (IDs) are allocated to speculative threads from a pool of available numbers. The pool is divided into domains, with each domain being assigned to a mode of speculation. Modes of speculation include TM, TLS, and rollback. Allocation of the IDs is carried out with respect to a central state table and using hardware pointers. The IDs are used for writing different versions of speculative results in different ways of a set in a cache memory.

Inventors:
; ; ; ; ;
Publication Date:
Research Org.:
International Business Machines Corp., Armonk, NY (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1333218
Patent Number(s):
9,501,333
Application Number:
14/143,783
Assignee:
International Business Machines Corporation (Armonk, NY)
DOE Contract Number:  
B554331
Resource Type:
Patent
Resource Relation:
Patent File Date: 2013 Dec 30
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Ahn, Daniel, Ceze, Luis H., Chen, Dong Chen, Gara, Alan, Heidelberger, Philip, and Ohmacht, Martin. Multiprocessor system with multiple concurrent modes of execution. United States: N. p., 2016. Web.
Ahn, Daniel, Ceze, Luis H., Chen, Dong Chen, Gara, Alan, Heidelberger, Philip, & Ohmacht, Martin. Multiprocessor system with multiple concurrent modes of execution. United States.
Ahn, Daniel, Ceze, Luis H., Chen, Dong Chen, Gara, Alan, Heidelberger, Philip, and Ohmacht, Martin. Tue . "Multiprocessor system with multiple concurrent modes of execution". United States. https://www.osti.gov/servlets/purl/1333218.
@article{osti_1333218,
title = {Multiprocessor system with multiple concurrent modes of execution},
author = {Ahn, Daniel and Ceze, Luis H. and Chen, Dong Chen and Gara, Alan and Heidelberger, Philip and Ohmacht, Martin},
abstractNote = {A multiprocessor system supports multiple concurrent modes of speculative execution. Speculation identification numbers (IDs) are allocated to speculative threads from a pool of available numbers. The pool is divided into domains, with each domain being assigned to a mode of speculation. Modes of speculation include TM, TLS, and rollback. Allocation of the IDs is carried out with respect to a central state table and using hardware pointers. The IDs are used for writing different versions of speculative results in different ways of a set in a cache memory.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2016},
month = {11}
}

Patent:

Save / Share:

Works referenced in this record:

Speculative synchronization: applying thread-level speculation to explicitly parallel applications
conference, January 2002

  • Martínez, José F.; Torrellas, Josep
  • Tenth international conference on architectural support for programming languages and operating systems on Proceedings of the 10th international conference on architectural support for programming languages and operating systems (ASPLOS-X) - ASPLOS '02
  • DOI: 10.1145/605397.605400

A quantitative assessment of thread-level speculation techniques
conference, January 2000

  • Marcuello, P.; Gonzalez, A.
  • Proceedings 14th International Parallel and Distributed Processing Symposium. IPDPS 2000
  • DOI: 10.1109/IPDPS.2000.846040

Bulk Disambiguation of Speculative Threads in Multiprocessors
conference, January 2006

  • Ceze, L.; Tuck, J.; Torrellas, J.
  • 33rd International Symposium on Computer Architecture (ISCA'06)
  • DOI: 10.1109/ISCA.2006.13

Tasking with out-of-order spawn in TLS chip multiprocessors: microarchitecture and compilation
conference, January 2005

  • Renau, Jose; Tuck, James; Liu, Wei
  • Proceedings of the 19th annual international conference on Supercomputing - ICS '05
  • DOI: 10.1145/1088149.1088173

Active memory operations
conference, January 2007

  • Fang, Zhen; Zhang, Lixin; Carter, John B.
  • Proceedings of the 21st annual international conference on Supercomputing - ICS '07
  • DOI: 10.1145/1274971.1275004

Fast synchronization on shared-memory multiprocessors: An architectural approach
journal, October 2005

  • Fang, Zhen; Zhang, Lixin; Carter, John B.
  • Journal of Parallel and Distributed Computing, Vol. 65, Issue 10, p. 1158-1170
  • DOI: 10.1016/j.jpdc.2005.04.013

Scatter-Add in Data Parallel Architectures
conference, January 2005

  • Jung Ho Ahn, ; Erez, M.; Dally, W. J.
  • 11th International Symposium on High-Performance Computer Architecture
  • DOI: 10.1109/HPCA.2005.30

Algorithms for scalable synchronization on shared-memory multiprocessors
journal, February 1991

  • Mellor-Crummey, John M.; Scott, Michael L.
  • ACM Transactions on Computer Systems, Vol. 9, Issue 1
  • DOI: 10.1145/103727.103729

Nonblocking Algorithms and Preemption-Safe Locking on Multiprogrammed Shared Memory Multiprocessors
journal, May 1998

  • Michael, Maged M.; Scott, Michael L.
  • Journal of Parallel and Distributed Computing, Vol. 51, Issue 1
  • DOI: 10.1006/jpdc.1998.1446

A fetch-and-op implementation for parallel computers
journal, May 1988

  • Lipovski, G. J.; Vaughan, P.
  • ACM SIGARCH Computer Architecture News, Vol. 16, Issue 2
  • DOI: 10.1145/633625.52443

Wait-free synchronization
journal, January 1991

  • Herlihy, Maurice
  • ACM Transactions on Programming Languages and Systems, Vol. 13, Issue 1
  • DOI: 10.1145/114005.102808