Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

Evict on write, a management strategy for a prefetch unit and/or first level cache in a multiprocessor system with speculative execution

Patent ·
OSTI ID:1158923
In a multiprocessor system with at least two levels of cache, a speculative thread may run on a core processor in parallel with other threads. When the thread seeks to do a write to main memory, this access is to be written through the first level cache to the second level cache. After the write though, the corresponding line is deleted from the first level cache and/or prefetch unit, so that any further accesses to the same location in main memory have to be retrieved from the second level cache. The second level cache keeps track of multiple versions of data, where more than one speculative thread is running in parallel, while the first level cache does not have any of the versions during speculation. A switch allows choosing between modes of operation of a speculation blind first level cache.
Research Organization:
International Business Machines Corporation, Armonk, NY (United States)
Sponsoring Organization:
USDOE
Assignee:
International Business Machines Corporation (Armonk, NY)
Patent Number(s):
8,838,906
Application Number:
12/984,308
OSTI ID:
1158923
Country of Publication:
United States
Language:
English

References (1)

Bulk Disambiguation of Speculative Threads in Multiprocessors conference January 2006

Similar Records

Cache as point of coherence in multiprocessor system
Patent · Mon Nov 28 23:00:00 EST 2016 · OSTI ID:1333728

The effectiveness of caches and data prefetch buffers in large-scale shared memory multiprocessors
Technical Report · Fri May 01 00:00:00 EDT 1987 · OSTI ID:5546127

Effectiveness of caches and data prefetch buffers in large-scale shared-memory multiprocessors
Thesis/Dissertation · Wed Dec 31 23:00:00 EST 1986 · OSTI ID:6445579

Related Subjects