skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Multiprocessor system with multiple concurrent modes of execution

Patent ·
OSTI ID:1113225
; ; ; ; ;

A multiprocessor system supports multiple concurrent modes of speculative execution. Speculation identification numbers (IDs) are allocated to speculative threads from a pool of available numbers. The pool is divided into domains, with each domain being assigned to a mode of speculation. Modes of speculation include TM, TLS, and rollback. Allocation of the IDs is carried out with respect to a central state table and using hardware pointers. The IDs are used for writing different versions of speculative results in different ways of a set in a cache memory.

Research Organization:
International Business Machines Corporations (Armonk, NY)
Sponsoring Organization:
USDOE
DOE Contract Number:
B554331
Assignee:
International Business Machines Corporation (Armonk, NY)
Patent Number(s):
8,621,478
Application Number:
13/008,502
OSTI ID:
1113225
Country of Publication:
United States
Language:
English

References (40)

Store Aware Prefetching for a Datastream patent-application March 2011
Efficient Deterministic Multiprocessing patent-application September 2009
Verification of memory consistency and transactional memory patent October 2010
Speculative multiaddress atomicity patent May 2008
Low complexity speculative multithreading system based on unmodified microprocessor core patent July 2008
Method and Apparatus for Employing Multi-Bit Register File Cells and SMT Thread Groups patent-application December 2008
System and method providing cache coherency and atomic memory operations in a multiprocessor computer architecture patent March 2002
Detecting full conditions in a queue patent October 2002
Apparatus and method for sparse line write transactions patent-application February 2007
Transactional Conflict Resolution Based on Locality patent-application January 2011
Cache way prediction based on instruction base register patent-application September 2002
Enabling Speculative State Information in a Cache Coherency Protocol patent-application March 2009
Processor with cache way prediction and method thereof patent-application May 2006
Low complexity speculative multithreading system based on unmodified microprocessor core patent November 2010
Using Time Stamps to Facilitate Load Reordering patent-application August 2010
Stall technique to facilitate atomicity in processor execution of helper set patent-application September 2004
Synchronization of parallel processes patent-application September 2005
Method, Apparatus, System and Program Product Supporting Improved Access Latency for a Sectored Directory patent-application December 2008
Automated partitioning of a computation for parallel or other high capability architecture patent November 2011
Computing System with Transactional Memory Using Millicode Assists patent-application November 2008
Cache control device and control method patent-application July 2010
Fast and accurate cache way selection patent-application January 2003
Multi-thread packet processor patent-application June 2002
Apparatus and method for preventing cache data eviction during an atomic operation patent February 2002
Transactional memory in out-of-order processors patent May 2012
Architectural support for thread level speculative execution patent-application August 2007
System and Method for Executing Nested Atomic Blocks Using Split Hardware Transactions patent-application January 2009
Separate data/coherency caches in a shared memory multiprocessor system patent-application July 2007
Method and apparatus for enforcing memory reference ordering requirements at the L1 cache level patent April 2009
Snoop Filter Directory Mechanism in Coherency Shared Memory System patent-application December 2007
Prefetch Miss Indicator for Cache Coherence Directory Misses on External Caches patent-application August 2008
Method, System and Apparatus for Reducing Memory Traffic in a Distributed Memory System patent-application November 2009
Eviction override for larx-reserved addresses patent April 2001
Safe store for speculative helper threads patent February 2010
System and Method for Handling Overflow in Hardware Transactional Memory with Locks patent-application July 2009
Enabling speculative state information in a cache coherency protocol patent May 2012
Hierarchical Bloom Filters for Facilitating Concurrency Control patent-application December 2010
Strand-Based Computing Hardware and Dynamically Optimizing Strandware for a High Performance Microprocessor System patent-application June 2009
Processor associated blocking symbol controls for serializing the accessing of data resources in a computer system patent April 1999
Implementation of load linked and store conditional operations patent-application July 2006

Similar Records

Related Subjects

97 MATHEMATICS AND COMPUTING