EqualWrites: Reducing Intra-set Write Variations for Enhancing Lifetime of Non-volatile Caches
Journal Article
·
· IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Oak Ridge National Lab. (ORNL), Oak Ridge, TN (United States)
Driven by the trends of increasing core-count and bandwidth-wall problem, the size of last level caches (LLCs) has greatly increased and hence, the researchers have explored non-volatile memories (NVMs) which provide high density and consume low-leakage power. Since NVMs have low write-endurance and the existing cache management policies are write variation-unaware, effective wear-leveling techniques are required for achieving reasonable cache lifetimes using NVMs. We present EqualWrites, a technique for mitigating intra-set write variation. In this paper, our technique works by recording the number of writes on a block and changing the cache-block location of a hot data-item to redirect the future writes to a cold block to achieve wear-leveling. Simulation experiments have been performed using an x86-64 simulator and benchmarks from SPEC06 and HPC (high-performance computing) field. The results show that for single, dual and quad-core system configurations, EqualWrites improves cache lifetime by 6.31X, 8.74X and 10.54X, respectively. In addition, its implementation overhead is very small and it provides larger improvement in lifetime than three other intra-set wear-leveling techniques and a cache replacement policy.
- Research Organization:
- Oak Ridge National Laboratory (ORNL), Oak Ridge, TN (United States)
- Sponsoring Organization:
- USDOE Office of Science (SC)
- Grant/Contract Number:
- AC05-00OR22725
- OSTI ID:
- 1265263
- Journal Information:
- IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Journal Name: IEEE Transactions on Very Large Scale Integration (VLSI) Systems Journal Issue: 1 Vol. 24; ISSN 1063-8210
- Publisher:
- IEEECopyright Statement
- Country of Publication:
- United States
- Language:
- English
A Survey of Soft-Error Mitigation Techniques for Non-Volatile Memories
|
journal | February 2017 |
A Survey of ReRAM-Based Architectures for Processing-In-Memory and Neural Networks
|
journal | April 2018 |
Similar Records
EqualChance: Addressing Intra-set Write Variation to Increase Lifetime of Non-volatile Caches
WriteSmoothing: Improving Lifetime of Non-volatile Caches Using Intra-set Wear-leveling
LastingNVCache: A Technique for Improving the Lifetime of Non-volatile Caches
Conference
·
Tue Dec 31 23:00:00 EST 2013
·
OSTI ID:1159425
WriteSmoothing: Improving Lifetime of Non-volatile Caches Using Intra-set Wear-leveling
Conference
·
Tue Dec 31 23:00:00 EST 2013
·
OSTI ID:1133566
LastingNVCache: A Technique for Improving the Lifetime of Non-volatile Caches
Conference
·
Tue Dec 31 23:00:00 EST 2013
·
OSTI ID:1143559