Area-efficient physically unclonable function circuit architecture

Gurrieri, Thomas; Hamlet, Jason; Bauer, Todd; Helinski, Ryan; Pierson, Lyndon G

Area-efficient physically unclonable function circuit architecture

Patent · 28 April 2015

OSTI ID:1178669

Gurrieri, Thomas; Hamlet, Jason; Bauer, Todd; Helinski, Ryan; Pierson, Lyndon G

Generating a physically a physically unclonable function ("PUF") circuit value includes comparing each of first identification components in a first bank to each of second identification components in a second bank. A given first identification component in the first bank is not compared to another first identification component in the first bank and a given second identification component in the second bank is not compared to another second identification component in the second bank. A digital bit value is generated for each comparison made while comparing each of the first identification components to each of the second identification components. A PUF circuit value is generated from the digital bit values from each comparison made.

View Patent

Research Organization:: Sandia National Laboratories (SNL-NM), Albuquerque, NM (United States)

Sponsoring Organization:: USDOE

DOE Contract Number:: AC04-94AL85000

Assignee:: Sandia Corporation (Albuquerque, NM)

Patent Number(s):: 9,018,972

Application Number:: 13/906,628

OSTI ID:: 1178669

Country of Publication:: United States

Language:: English

References (16)

An artificial fingerprint device (AFD): a study of identification number applications utilizing characteristics variation of polycrystalline silicon TFTs Maeda, S.; Kuriyama, H.; Ipposhi, T. IEEE Transactions on Electron Devices, Vol. 50, Issue 6 https://doi.org/10.1109/TED.2002.808526	journal	June 2003
Silicon physical random functions Gassend, Blaise; Clarke, Dwaine; van Dijk, Marten Proceedings of the 9th ACM conference on Computer and communications security - CCS '02 https://doi.org/10.1145/586110.586132	conference	January 2002
FPGA Intrinsic PUFs and Their Use for IP Protection Guajardo, Jorge; Kumar, Sandeep S.; Schrijen, Geert-Jan Cryptographic Hardware and Embedded Systems - CHES 2007 https://doi.org/10.1007/978-3-540-74735-2_5	conference	January 2007
LISA: Maximizing RO PUF's secret extraction Yin, Chi-En; Qu, Gang 2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST 2010), 2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST) https://doi.org/10.1109/HST.2010.5513105	conference	June 2010
Physical unclonable functions for device authentication and secret key generation Suh, G. Edward; Devadas, Srinivas Proceedings of the 44th annual conference on Design automation - DAC '07 https://doi.org/10.1145/1278480.1278484	conference	January 2007
A technique to build a secret key in integrated circuits for identification and authentication applications Lee, J. W.; Gassend, B. 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525) https://doi.org/10.1109/VLSIC.2004.1346548	conference	January 2004
Quality metric evaluation of a physical unclonable function derived from an IC's power distribution system Helinski, Ryan; Acharyya, Dhruva; Plusquellic, Jim Proceedings of the 47th Design Automation Conference on - DAC '10 https://doi.org/10.1145/1837274.1837336	conference	January 2010
A physical unclonable function defined using power distribution system equivalent resistance variations Helinski, Ryan; Acharyya, Dhruva; Plusquellic, Jim Proceedings of the 46th Annual Design Automation Conference on ZZZ - DAC '09 https://doi.org/10.1145/1629911.1630089	conference	January 2009
A Digital 1.6 pJ/bit Chip Identification Circuit Using Process Variations Su, Ying; Holleman, Jeremy; Otis, Brian P. IEEE Journal of Solid-State Circuits, Vol. 43, Issue 1 https://doi.org/10.1109/JSSC.2007.910961	journal	January 2008
Physical Unclonable Functions and Public-Key Crypto for FPGA IP Protection Guajardo, Jorge; Kumar, Sandeep S.; Schrijen, Geert-Jan 2007 International Conference on Field Programmable Logic and Applications https://doi.org/10.1109/FPL.2007.4380646	conference	August 2007
Fuzzy Extractors: How to Generate Strong Keys from Biometrics and Other Noisy Data Dodis, Yevgeniy; Ostrovsky, Rafail; Reyzin, Leonid SIAM Journal on Computing, Vol. 38, Issue 1 https://doi.org/10.1137/060651380	journal	January 2008
IC identification circuit using device mismatch Lofstrom, K.; Daasch, W. R.; Taylor, D. 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056) https://doi.org/10.1109/ISSCC.2000.839821	conference	January 2000
LFSR-based Hashing and Authentication Krawczyk, Hugo; Desmedt, Yvo G. Advances in Cryptology — CRYPTO ’94, p. 129-139 https://doi.org/10.1007/3-540-48658-5_15	conference	January 1994
Comb Capacitor Structures for On-Chip Physical Uncloneable Function Roy, Deepu; Klootwijk, Johan H.; Verhaegh, Nynke A. M. IEEE Transactions on Semiconductor Manufacturing, Vol. 22, Issue 1 https://doi.org/10.1109/TSM.2008.2010738	journal	February 2009
Energy Scalable Universal Hashing Kaps, J.; Yuksel, K.; Sunar, B. IEEE Transactions on Computers, Vol. 54, Issue 12 https://doi.org/10.1109/TC.2005.195	journal	December 2005
Extended abstract: The butterfly PUF protecting IP on every FPGA Kumar, Sandeep S.; Guajardo, Jorge; Maes, Roel 2008 IEEE International Workshop on Hardware-Oriented Security and Trust (HOST) https://doi.org/10.1109/HST.2008.4559053	conference	June 2008

Similar Records

Integrated circuit physically unclonable function

Patent · 2018 · OSTI ID:1487230

Method, apparatus and system to compensate for drift by physically unclonable function circuitry

Patent · 2016 · OSTI ID:1333217

Circuit that includes a physically unclonable function

Patent · 2019 · OSTI ID:1568192

Related Subjects

97 MATHEMATICS AND COMPUTING

Area-efficient physically unclonable function circuit architecture

Citation Formats

References (16)

Similar Records

Related Subjects