Register file soft error recovery
Patent
·
OSTI ID:1176530
Register file soft error recovery including a system that includes a first register file and a second register file that mirrors the first register file. The system also includes an arithmetic pipeline for receiving data read from the first register file, and error detection circuitry to detect whether the data read from the first register file includes corrupted data. The system further includes error recovery circuitry to insert an error recovery instruction into the arithmetic pipeline in response to detecting the corrupted data. The inserted error recovery instruction replaces the corrupted data in the first register file with a copy of the data from the second register file.
- Research Organization:
- International Business Machines Corporation, Armonk, NY (United States)
- Sponsoring Organization:
- USDOE
- Assignee:
- International Business Machines Corporation (Armonk, NY)
- Patent Number(s):
- 8,560,924
- Application Number:
- 12/652,360
- OSTI ID:
- 1176530
- Country of Publication:
- United States
- Language:
- English
Similar Records
New register file structure for the high-speed microprocessor
Bufferless communication for redundant multithreading using register permutation
Three phased pipelined signal processor
Journal Article
·
Fri Oct 01 00:00:00 EDT 1982
· IEEE J. Solid-State Circuits; (United States)
·
OSTI ID:6153150
Bufferless communication for redundant multithreading using register permutation
Patent
·
Tue May 28 00:00:00 EDT 2019
·
OSTI ID:1568400
Three phased pipelined signal processor
Patent
·
Mon Dec 26 23:00:00 EST 1988
·
OSTI ID:6242998