Bufferless communication for redundant multithreading using register permutation
Patent
·
OSTI ID:1568400
Systems, apparatuses, and methods for implementing bufferless communication for redundant multithreading applications using register permutation are disclosed. In one embodiment, a system includes a parallel processing unit, a register file, and a scheduler. The scheduler is configured to cause execution of a plurality of threads to be performed in lockstep on the parallel processing unit. The plurality of threads include a first thread and a second thread executing on adjacent first and second lanes, respectively, of the parallel processing unit. The second thread is configured to perform a register permute operation from a first register location to a second register location in a first instruction cycle, with the second register location associated with the second processing lane. The second thread is configured to read from the second register location in a second instruction cycle, wherein the first and second instruction cycles are successive instruction cycles.
- Research Organization:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC52-07NA27344
- Assignee:
- Advanced Micro Devices, Inc. (Santa Clara, CA)
- Patent Number(s):
- 10,303,472
- Application Number:
- 15/359,236
- OSTI ID:
- 1568400
- Country of Publication:
- United States
- Language:
- English
Similar Records
Multithreading in vector processors
System and method for hardware scheduling of indexed barriers
Verifying speculative multithreading in an application
Patent
·
Mon Jan 15 23:00:00 EST 2018
·
OSTI ID:1417324
System and method for hardware scheduling of indexed barriers
Patent
·
Tue Sep 13 00:00:00 EDT 2016
·
OSTI ID:1531942
Verifying speculative multithreading in an application
Patent
·
Mon Dec 08 23:00:00 EST 2014
·
OSTI ID:1165100