Conditional load and store in a shared memory
Patent
·
OSTI ID:1169055
A method, system and computer program product for implementing load-reserve and store-conditional instructions in a multi-processor computing system. The computing system includes a multitude of processor units and a shared memory cache, and each of the processor units has access to the memory cache. In one embodiment, the method comprises providing the memory cache with a series of reservation registers, and storing in these registers addresses reserved in the memory cache for the processor units as a result of issuing load-reserve requests. In this embodiment, when one of the processor units makes a request to store data in the memory cache using a store-conditional request, the reservation registers are checked to determine if an address in the memory cache is reserved for that processor unit. If an address in the memory cache is reserved for that processor, the data are stored at this address.
- Research Organization:
- International Business Machines Corporation, Armonk, NY (United States)
- Sponsoring Organization:
- USDOE
- Assignee:
- International Business Machines Corporation (Armonk, NY)
- Patent Number(s):
- 8,949,539
- Application Number:
- 12/697,799
- OSTI ID:
- 1169055
- Country of Publication:
- United States
- Language:
- English
Similar Records
Store-operate-coherence-on-value
Direct match data flow memory for data driven computing
Direct match data flow memory for data driven computing
Patent
·
Mon Nov 17 23:00:00 EST 2014
·
OSTI ID:1163975
Direct match data flow memory for data driven computing
Patent
·
Tue Oct 07 00:00:00 EDT 1997
·
OSTI ID:541755
Direct match data flow memory for data driven computing
Patent
·
Tue Dec 31 23:00:00 EST 1996
·
OSTI ID:871176