Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

Method and structure for skewed block-cyclic distribution of lower-dimensional data arrays in higher-dimensional processor grids

Patent ·
OSTI ID:1033602
A method and structure of distributing elements of an array of data in a computer memory to a specific processor of a multi-dimensional mesh of parallel processors includes designating a distribution of elements of at least a portion of the array to be executed by specific processors in the multi-dimensional mesh of parallel processors. The pattern of the designating includes a cyclical repetitive pattern of the parallel processor mesh, as modified to have a skew in at least one dimension so that both a row of data in the array and a column of data in the array map to respective contiguous groupings of the processors such that a dimension of the contiguous groupings is greater than one.
Research Organization:
International Business Machines Corporation (Armonk, NY)
Sponsoring Organization:
USDOE
Assignee:
International Business Machines Corporation (Armonk, NY)
Patent Number(s):
8,055,878
Application Number:
11/052,216
OSTI ID:
1033602
Country of Publication:
United States
Language:
English

Similar Records

Design of an array processor for image processing
Journal Article · Thu Jan 31 23:00:00 EST 1991 · Journal of Parallel and Distributed Computing; (United States) · OSTI ID:5001355

Parallel processor
Patent · Mon Mar 20 23:00:00 EST 1989 · OSTI ID:6140199

Method of simulating additional processors in a simd parallel processor array
Patent · Tue Sep 20 00:00:00 EDT 1988 · OSTI ID:6432581

Related Subjects