Method and apparatus for granting processors access to a resource
Patent
·
OSTI ID:1015486
- Ridgefield, CT
- Chappaqua, NY
An apparatus and method for granting one or more requesting entities access to a resource in a predetermined time interval. The apparatus includes a first circuit receiving one or more request signals, and implementing logic for assigning a priority to the one or more request signals, and, generating a set of first_request signals based on the priorities assigned. One or more priority select circuits for receiving the set of first_request signals and generating corresponding one or more fixed grant signals representing one or more highest priority request signals when asserted during the predetermined time interval. A second circuit device receives the one or more fixed grant signals generates one or more grant signals associated with one or more highest priority request signals assigned, the grant signals for enabling one or more respective requesting entities access to the resource in the predetermined time interval, wherein the priority assigned to the one or more request signals changes each successive predetermined time interval. In one embodiment, the assigned priority is based on a numerical pattern, the first circuit changing the numerical pattern with respect to the first_request signals generated at each successive predetermined time interval.
- Research Organization:
- International Business Machines Corporation (Armonk, NY)
- Sponsoring Organization:
- USDOE
- Assignee:
- International Business Machines Corporation (Armonk, NY)
- Patent Number(s):
- 7,680,971
- Application Number:
- 11/768,799
- OSTI ID:
- 1015486
- Country of Publication:
- United States
- Language:
- English
Similar Records
Fair arbitration technique for a split transaction bus in a multiprocessor computer system
Demand load control
Interleaved synchronous bus access protocol for a shared memory multi-processor system
Patent
·
Mon Nov 14 23:00:00 EST 1988
·
OSTI ID:6385478
Demand load control
Patent
·
Mon Jan 11 23:00:00 EST 1982
·
OSTI ID:5595535
Interleaved synchronous bus access protocol for a shared memory multi-processor system
Patent
·
Mon Jan 09 23:00:00 EST 1989
·
OSTI ID:6215196