Cache directory lookup reader set encoding for partial cache line speculation support

Gara, Alan; Ohmacht, Martin

Advanced Search OptionsAdvanced Search queries use a traditional Term Search. For more info, see our FAQ.

All Fields:

Patent Title:

Abstract:

Assignee:

Inventor(s):

Patent Number:

Patent Classification (CPC):

All Classifications
A - human necessities
A01 - agriculture
A21 - baking
A22 - butchering
A23 - foods or foodstuffs
A24 - tobacco
A41 - wearing apparel
A42 - headwear
A43 - footwear
A44 - haberdashery
A45 - hand or travelling articles
A46 - brushware
A47 - furniture
A61 - medical or veterinary science
A62 - life-saving
A63 - sports
A99 - subject matter not otherwise provided for in this section
B - performing operations
B01 - physical or chemical processes or apparatus in general
B02 - crushing, pulverising, or disintegrating
B03 - separation of solid materials using liquids or using pneumatic tables or jigs
B04 - centrifugal apparatus or machines for carrying-out physical or chemical processes
B05 - spraying or atomising in general
B06 - generating or transmitting mechanical vibrations in general
B07 - separating solids from solids
B08 - cleaning
B09 - disposal of solid waste
B21 - mechanical metal-working without essentially removing material
B22 - casting
B23 - machine tools
B24 - grinding
B25 - hand tools
B26 - hand cutting tools
B27 - working or preserving wood or similar material
B28 - working cement, clay, or stone
B29 - working of plastics
B30 - presses
B31 - making articles of paper, cardboard or material worked in a manner analogous to paper
B32 - layered products
B33 - additive manufacturing technology
B41 - printing
B42 - bookbinding
B43 - writing or drawing implements
B44 - decorative arts
B60 - vehicles in general
B61 - railways
B62 - land vehicles for travelling otherwise than on rails
B63 - ships or other waterborne vessels
B64 - aircraft
B65 - conveying
B66 - hoisting
B67 - opening, closing {or cleaning} bottles, jars or similar containers
B68 - saddlery
B81 - microstructural technology
B82 - nanotechnology
B99 - subject matter not otherwise provided for in this section
C - chemistry
C01 - inorganic chemistry
C02 - treatment of water, waste water, sewage, or sludge
C03 - glass
C04 - cements
C05 - fertilisers
C06 - explosives
C07 - organic chemistry
C08 - organic macromolecular compounds
C09 - dyes
C10 - petroleum, gas or coke industries
C11 - animal or vegetable oils, fats, fatty substances or waxes
C12 - biochemistry
C13 - sugar industry
C14 - skins
C21 - metallurgy of iron
C22 - metallurgy
C23 - coating metallic material
C25 - electrolytic or electrophoretic processes
C30 - crystal growth
C40 - combinatorial technology
C99 - subject matter not otherwise provided for in this section
D - textiles
D01 - natural or man-made threads or fibres
D02 - yarns
D03 - weaving
D04 - braiding
D05 - sewing
D06 - treatment of textiles or the like
D07 - ropes
D10 - indexing scheme associated with sublasses of section d, relating to textiles
D21 - paper-making
D99 - subject matter not otherwise provided for in this section
E - fixed constructions
E01 - construction of roads, railways, or bridges
E02 - hydraulic engineering
E03 - water supply
E04 - building
E05 - locks
E06 - doors, windows, shutters, or roller blinds in general
E21 - earth drilling
E99 - subject matter not otherwise provided for in this section
F - mechanical engineering
F01 - machines or engines in general
F02 - combustion engines
F03 - machines or engines for liquids
F04 - positive - displacement machines for liquids
F05 - indexing schemes relating to engines or pumps in various subclasses of classes f01-f04
F15 - fluid-pressure actuators
F16 - engineering elements and units
F17 - storing or distributing gases or liquids
F21 - lighting
F22 - steam generation
F23 - combustion apparatus
F24 - heating
F25 - refrigeration or cooling
F26 - drying
F27 - furnaces
F28 - heat exchange in general
F41 - weapons
F42 - ammunition
F99 - subject matter not otherwise provided for in this section
G - physics
G01 - measuring
G02 - optics
G03 - photography
G04 - horology
G05 - controlling
G06 - computing
G07 - checking-devices
G08 - signalling
G09 - education
G10 - musical instruments
G11 - information storage
G12 - instrument details
G16 - information and communication technology [ict] specially adapted for specific application fields
G21 - nuclear physics
G99 - subject matter not otherwise provided for in this section
H - electricity
H01 - basic electric elements
H02 - generation
H03 - basic electronic circuitry
H04 - electric communication technique
H05 - electric techniques not otherwise provided for
H99 - subject matter not otherwise provided for in this section
Y - new / cross sectional technologies
Y02 - technologies or applications for mitigation or adaptation against climate change
Y04 - information or communication technologies having an impact on other technology areas
Y10 - technical subjects covered by former uspc

More Options ...

Title: Cache directory lookup reader set encoding for partial cache line speculation support

Abstract

In a multiprocessor system, with conflict checking implemented in a directory lookup of a shared cache memory, a reader set encoding permits dynamic recordation of read accesses. The reader set encoding includes an indication of a portion of a line read, for instance by indicating boundaries of read accesses. Different encodings may apply to different types of speculative execution.

Inventors:: Gara, Alan; Ohmacht, Martin

Issue Date:: Tue Oct 21 00:00:00 EDT 2014

Research Org.:: International Business Machines Corp., Armonk, NY (United States)

Sponsoring Org.:: USDOE

OSTI Identifier:: 1160334

Patent Number(s):: 8868837

Application Number:: 13/008,602

Assignee:: International Business Machines Corporation (Armonk, NY)

Patent Classifications (CPCs):: G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING

Show more

G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
G06F12/08 - in hierarchically structured memory systems, e.g. virtual memory systems
G06F12/084 - with a shared cache
G06F12/0842 - for multiprocessing or multitasking
G06F9/524 - {Deadlock detection or avoidance}

Show less

DOE Contract Number:: B554331

Resource Type:: Patent

Resource Relation:: Patent File Date: 2011 Jan 18

Country of Publication:: United States

Language:: English

Subject:: 97 MATHEMATICS AND COMPUTING

Citation Formats


                    Gara, Alan, and Ohmacht, Martin. Cache directory lookup reader set encoding for partial cache line speculation support.  United States: N. p., 2014. 
        Web.

Copy to clipboard


                    Gara, Alan, & Ohmacht, Martin. Cache directory lookup reader set encoding for partial cache line speculation support.  United States.

Copy to clipboard


                    Gara, Alan, and Ohmacht, Martin. Tue .  
        "Cache directory lookup reader set encoding for partial cache line speculation support".  United States.  https://www.osti.gov/servlets/purl/1160334.

Copy to clipboard


                    
@article{osti_1160334,

  title        = {Cache directory lookup reader set encoding for partial cache line speculation support},

  author       = {Gara, Alan and Ohmacht, Martin},

  abstractNote = {In a multiprocessor system, with conflict checking implemented in a directory lookup of a shared cache memory, a reader set encoding permits dynamic recordation of read accesses. The reader set encoding includes an indication of a portion of a line read, for instance by indicating boundaries of read accesses. Different encodings may apply to different types of speculative execution.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {Tue Oct 21 00:00:00 EDT 2014},

  month        = {Tue Oct 21 00:00:00 EDT 2014}

}

Copy to clipboard

Patent:

Save / Share:

Export Metadata

Save to My Library

Works referenced in this record:

Odd boundary address aligned direct memory acess device and method
patent, December 1992

Potter, David; Scaccia, Ralph J.
US Patent Document 5,170,477
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5170477

Processor associated blocking symbol controls for serializing the accessing of data resources in a computer system
patent, April 1999

Greenspan, Steven Jay; Scalzi, Casper A.; Plambeck, Kenneth E.
US Patent Document 5,895,492
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5895492

Eviction override for larx-reserved addresses
patent, April 2001

Arimilli, Ravi Kumar; Dodson, John Steven; Lewis, Jerry Don
US Patent Document 6,212,605
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6212605

Apparatus and method for preventing cache data eviction during an atomic operation
patent, February 2002

Moudgal, Anuradha N.; Kuttanna, Belliappa; Tzeng, Allan
US Patent Document 6,347,360
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6347360

System and method providing cache coherency and atomic memory operations in a multiprocessor computer architecture
patent, March 2002

Parks, David
US Patent Document 6,356,983
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6356983

Detecting full conditions in a queue
patent, October 2002

Trull, Jeffrey E.; Mahurin, Eric W.
US Patent Document 6,460,130
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6460130

Information processing apparatus with cache coherency
patent, May 2003

Yagi, Nobuo; Uwe, Dzikowski Jens; Kakita, Hiroshi
US Patent Document 6,564,302
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6564302

Architectural support for thread level speculative execution
patent, March 2008

Gara, Alan; Salapura, Valentina
US Patent Document 7,350,027
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7350027

Speculative multiaddress atomicity
patent, May 2008

Choquette, Jack H.; Tene, Gil; Normoyle, Kevin
US Patent Document 7,376,800
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7376800

Low complexity speculative multithreading system based on unmodified microprocessor core
patent, July 2008

Gara, Alan; Gschwind, Michael K.; Salapura, Valentina
US Patent Document 7,404,041
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7404041

Synchronization of parallel processes using speculative execution of synchronization instructions
patent, March 2009

Saha, Bratin
US Patent Document 7,500,087
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7500087

Method and apparatus for enforcing memory reference ordering requirements at the L1 cache level
patent, April 2009

Chaudhry, Shailender; Tremblay, Marc
US Patent Document 7,523,266
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7523266

Safe store for speculative helper threads
patent, February 2010

Wang, Hong; Aamodt, Tor M.; Hammarlund, Per
US Patent Document 7,657,880
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7657880

Verification of memory consistency and transactional memory
patent, October 2010

Manovit, Chaiyasit; Hangal, Sudheendra
US Patent Document 7,814,378
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7814378

Low complexity speculative multithreading system based on unmodified microprocessor core
patent, November 2010

Gara, Alan; Gschwind, Michael K.; Salapura, Valentina
US Patent Document 7,836,260
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7836260

Automated partitioning of a computation for parallel or other high capability architecture
patent, November 2011

Biggerstaff, Ted James
US Patent Document 8,060,857
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8060857

Transactional memory in out-of-order processors
patent, May 2012

Rajwar, Ravi; Akkary, Haitham; Lai, Konrad K.
US Patent Document 8,180,977
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8180977

Enabling speculative state information in a cache coherency protocol
patent, May 2012

Gimeno, Carlos Madriles; Quiñones, Carlos García; Marcuello, Pedro
US Patent Document 8,185,700
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8185700

Context switching and synchronization
patent, June 2012

Kriegel, Jon K.; Mejdrich, Eric O.
US Patent Document 8,205,067
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8205067

Multi-thread packet processor
patent-application, June 2002

Modelski, Richard P.; Craren, Michael J.
US Patent Application 09/741857; 20020083297
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20020083297

Cache way prediction based on instruction base register
patent-application, September 2002

Van De Waerdt, Jan-Wiliem; Stravers, Paul
US Patent Application 09/805384; 20020133672
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20020133672

System with wide operand architecture, and method
patent-application, September 2002

Hansen, Craig; Moussouris, John
US Patent Application 09/922319; 20020133682
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20020133682

Using an L2 directory to facilitate speculative loads in a multiprocessor system
patent-application, December 2002

Chaudhry, Shailender; Tremblay, Marc
US Patent Application 10/184214; 20020199070
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20020199070

Fast and accurate cache way selection
patent-application, January 2003

van de Waerdt, Jan-Willem
US Patent Application 09/887463; 20030014597
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20030014597

Stall technique to facilitate atomicity in processor execution of helper set
patent-application, September 2004

Thimmannagari, Chandra M. R.; Iacobovici, Sorin; Sugumar, Rabin A.
US Patent Application 10/395417; 20040193845
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20040193845

Synchronization of parallel processes
patent-application, September 2005

Saha09/15/2005, Bratin
US Patent Application 10/797886; 20050204119
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20050204119

System, apparatus and method for performing look-ahead lookup on predictive information in a cache memory
patent-application, February 2006

Hakura, Ziyad S.; Danilak, Radoslav; Simeral, Brad W.
US Patent Application 10/920995; 20060041722
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20060041722

Memory controller and method for optimized read/modify/write performance
patent-application, April 2006

Hillier, III, Philip Rogers; Hovis, William Paul; Kirscht, Joseph Allen
US Patent Application 10/970400; 20060090044
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20060090044

Processor with cache way prediction and method thereof
patent-application, May 2006

Park, Gi-ho; Lee, Hoi-jin
US Patent Application 11/264158; 20060095680
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20060095680

Fair sharing of a cache in a multi-core/multi-threaded processor by dynamically partitioning of the cache
patent-application, June 2006

Kottapalli, Sailesh
US Patent Application 11/026316; 20060143390
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20060143390

Transaction based shared data operations in a multiprocessor environment
patent-application, July 2006

Kottapalli, Sailesh; Crawford, John H.; Vaid, Kushagra
US Patent Application 11/027623; 20060161740
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20060161740

Implementation of load linked and store conditional operations
patent-application, July 2006

Onufryk, Peter Z.; Stichter, Allen
US Patent Application 11/021894; 20060161919
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20060161919

Apparatus and method for sparse line write transactions
patent-application, February 2007

Gaskins, Darius D.
US Patent Application 11/364704; 20070028021
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20070028021

Thread-Shared Software Code Caches
patent-application, March 2007

Bruening, Derek L.; Kiriansky, Vladimir L.; Garnett, Tim
US Patent Application 11/533712; 20070067573
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20070067573

Separate data/coherency caches in a shared memory multiprocessor system
patent-application, July 2007

Hutton, David S.; Jackson, Kathryn M.; Langston, Keith N.
US Patent Application 11/334280; 20070168619
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20070168619

Architectural support for thread level speculative execution
patent-application, August 2007

Gara, Alan G.; Salapura, VAlentina
US Patent Application 11/351829; 20070192540
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20070192540

Snoop Filter Directory Mechanism in Coherency Shared Memory System
patent-application, December 2007

Hoover, Russell D.; Mejdrich, Eric O.; Kriegel, Jon K.
US Patent Application 11/848960; 20070294481
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20070294481

Prefetch Miss Indicator for Cache Coherence Directory Misses on External Caches
patent-application, August 2008

Lais, Eric N.; Desota, Donald R.; Joersz, Rob
US Patent Application 12/105405; 20080195820
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20080195820

Low Complexity Speculative Multithreading System Based on Unmodified Microprocessor Core
patent-application, October 2008

Gara, Alan G.; Gschwind, Michael K.; Salapura, Valentina
US Patent Application 12/147914; 20080263280
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20080263280

Computing System with Transactional Memory Using Millicode Assists
patent-application, November 2008

Heller, JR., Thomas J.
US Patent Application 11/928533; 20080288819
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20080288819

Method, Apparatus, System and Program Product Supporting Improved Access Latency for a Sectored Directory
patent-application, December 2008

Averill, Duane Arlyn; Skarphol, Jonathan C.; Vanderpool, Brian T.
US Patent Application 11/758851; 20080307169
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20080307169

Method and Apparatus for Employing Multi-Bit Register File Cells and SMT Thread Groups
patent-application, December 2008

Gschwind, Michael
US Patent Application 11/762137; 20080313437
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20080313437

Speculative Memory Prefetch
patent-application, January 2009

Fertig, Michael K.; Convay, Patrick; Lepak, Kevin Michael
US Patent Application 11/780283; 20090024835
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090024835

System and Method for Executing Nested Atomic Blocks Using Split Hardware Transactions
patent-application, January 2009

Lev, Yosef; Maessen, Jan-Willem
US Patent Application 11/840439; 20090031310
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090031310

Enabling Speculative State Information in a Cache Coherency Protocol
patent-application, March 2009

Madriles Gimeno, Carlos; Garcia Quinones, Carlos; Marcuello, Pedro
US Patent Application 12/226793; 20090083488
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090083488

Strand-Based Computing Hardware and Dynamically Optimizing Strandware for a High Performance Microprocessor System
patent-application, June 2009

Yourst, Matt T.
US Patent Application 12/331425; 20090150890
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090150890

System and Method for Handling Overflow in Hardware Transactional Memory with Locks
patent-application, July 2009

Ceze, Luis H.; von Praun, Christoph
US Patent Application 11/971511; 20090177847
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090177847

Efficient Deterministic Multiprocessing
patent-application, September 2009

Ceze, Luis; Oskin, Mark H.; Devietti, Joseph Luke
US Patent Application 12/402395; 20090235262
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090235262

Early header CRC in data response packets with variable gap count
patent-application, October 2009

Allison, Brian D.; Barrett, Wayne M.; Rudquist, MArk L.
US Patent Application 12/108637; 20090268736
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090268736

Method, System and Apparatus for Reducing Memory Traffic in a Distributed Memory System
patent-application, November 2009

Moga, Adrian; Agarwal, Rajat; Mandviwalla, Malcolm
US Patent Application 12/113268; 20090276581
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090276581

Methods and apparatuses for improving speculation success in processors
patent-application, May 2010

Manovit, Chaiyasit; Loewenstein, Paul Nicholas
US Patent Application 12/266753; 20100122038
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20100122038

Cache control device and control method
patent-application, July 2010

Kiyota, Naohiro
US Patent Application 12/654376; 20100169577
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20100169577

Using Time Stamps to Facilitate Load Reordering
patent-application, August 2010

Cypher, Robert. E.
US Patent Application 12/369426; 20100205609
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20100205609

Multi-Domain Management of a Cache in a Processor System
patent-application, September 2010

Bouvier, Daniel
US Patent Application 12/419139; 20100235580
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20100235580

Using Domains for Physical Address Management in a Multiprocessor System
patent-application, September 2010

Bouvier, Daniel L.
US Patent Application 12/402345; 20100235598
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20100235598

Hierarchical Bloom Filters for Facilitating Concurrency Control
patent-application, December 2010

Cypher, Robert E.
US Patent Application 12/493523; 20100332765
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20100332765

Transactional Conflict Resolution Based on Locality
patent-application, January 2011

Cain, III, Harold W.; Cascaval, Gheorghe C.; Michael, Maged M.
US Patent Application 12/504925; 20110016470
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20110016470

Detecting Task Complete Dependencies Using Underlying Speculative Multi-Threading Hardware
patent-application, March 2011

Eichenberger, Alexandre E.; O'Brien, John K. P.; O'Brien, Kathryn M.
US Patent Application 12/553314; 20110055484
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20110055484

Store Aware Prefetching for a Datastream
patent-application, March 2011

Sander, Benjamin T.; Swamy, Bharath Narasimha; Punyamurtula, Swamy
US Patent Application 12/558465; 20110066811
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20110066811

Conditional Load Store in a Shared Cache
patent-application, May 2011

Blumrich, Matthias A.; Ohmacht, Martin
US Patent Application 12/697799; 20110119446
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20110119446

Atomic Commit Predicated on Consistency of Watches
patent-application, June 2011

Blundell, Colin B.; Cain, III, Harold W.; Cascaval, Gheorghe C.
US Patent Application 12/633906; 20110138126
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20110138126

Cache Spill Management Techniques
patent-application, June 2011

Steely, JR., Simon C.; Hasenplaugh, William C.; Jaleel, Aamer
US Patent Application 12/639214; 20110145501
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20110145501

Physical Aliasing for Thread Level Speculation with a Speculation Blind Cache
patent-application, August 2011

Gala, Alan; Ohmacht, MArtin
US Patent Application 12/984329; 20110208894
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20110208894

Pre-Fetching for a Sibling Cache
patent-application, September 2011

Karlsson, Martin R.; Chaudhry, Shailender; Cypher, Robert E.
US Patent Application 12/724639; 20110231612
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20110231612

Scatter-Add in Data Parallel Architectures
conference, January 2005

Jung Ho Ahn, ; Erez, M.; Dally, W. J.
11th International Symposium on High-Performance Computer Architecture
https://doi.org/10.1109/HPCA.2005.30

Active memory operations
conference, January 2007

Fang, Zhen; Zhang, Lixin; Carter, John B.
Proceedings of the 21st annual international conference on Supercomputing - ICS '07
https://doi.org/10.1145/1274971.1275004

Process coordination with fetch-and-increment
conference, January 1991

Freudenthal, Eric; Gottlieb, Allan
Proceedings of the fourth international conference on Architectural support for programming languages and operating systems - ASPLOS-IV
https://doi.org/10.1145/106972.106998

Transactional Memory: An Overview
journal, May 2007

Harris, Tim; Cristal, Adrián; Unsal, Osman S.
IEEE Micro, Vol. 27, Issue 3
https://doi.org/10.1109/MM.2007.63

On the value locality of store instructions
conference, January 2000

Lepak, Kevin M.; Lipasti, Mikko H.
Proceedings of the 27th annual international symposium on Computer architecture - ISCA '00
https://doi.org/10.1145/339647.339678

A fetch-and-op implementation for parallel computers
conference, January 1988

Lipovski, G. J.; Vaughan, P.
[1988] The 15th Annual International Symposium on Computer Architecture. Conference Proceedings
https://doi.org/10.1109/ISCA.1988.5249

Algorithms for scalable synchronization on shared-memory multiprocessors
journal, February 1991

Mellor-Crummey, John M.; Scott, Michael L.
ACM Transactions on Computer Systems, Vol. 9, Issue 1
https://doi.org/10.1145/103727.103729

Similar Records in DOE Patents and OSTI.GOV collections:

Reader set encoding for directory of shared cache memory in multiprocessor system

Patent Ahn, Dnaiel; Ceze, Luis H.; Gara, Alan; ...

In a parallel processing system with speculative execution, conflict checking occurs in a directory lookup of a cache memory that is shared by all processors. In each case, the same physical memory address will map to the same set of that cache, no matter which processor originated that access. The directory includes a dynamic reader set encoding, indicating what speculative threads have read a particular line. This reader set encoding is used in conflict checking. A bitset encoding is used to specify particular threads that have read the line.
Full Text Available
Cache directory look-up re-use as conflict check mechanism for speculative memory requests

Patent Ohmacht, Martin

In a cache memory, energy and other efficiencies can be realized by saving a result of a cache directory lookup for sequential accesses to a same memory address. Where the cache is a point of coherence for speculative execution in a multiprocessor system, with directory lookups serving as the point of conflict detection, such saving becomes particularly advantageous.
Full Text Available
Checkpointing in speculative versioning caches

Patent Eichenberger, Alexandre E; Gara, Alan; Gschwind, Michael K; ...

Mechanisms for generating checkpoints in a speculative versioning cache of a data processing system are provided. The mechanisms execute code within the data processing system, wherein the code accesses cache lines in the speculative versioning cache. The mechanisms further determine whether a first condition occurs indicating a need to generate a checkpoint in the speculative versioning cache. The checkpoint is a speculative cache line which is made non-speculative in response to a second condition occurring that requires a roll-back of changes to a cache line corresponding to the speculative cache line. The mechanisms also generate the checkpoint in the speculativemore » « less
Full Text Available
Evict on write, a management strategy for a prefetch unit and/or first level cache in a multiprocessor system with speculative execution

Patent Gara, Alan; Ohmacht, Martin

In a multiprocessor system with at least two levels of cache, a speculative thread may run on a core processor in parallel with other threads. When the thread seeks to do a write to main memory, this access is to be written through the first level cache to the second level cache. After the write though, the corresponding line is deleted from the first level cache and/or prefetch unit, so that any further accesses to the same location in main memory have to be retrieved from the second level cache. The second level cache keeps track of multiple versions ofmore » « less
Full Text Available
Version pressure feedback mechanisms for speculative versioning caches

Patent Eichenberger, Alexandre E.; Gara, Alan; O&#x27;Brien, Kathryn M.; ...

Mechanisms are provided for controlling version pressure on a speculative versioning cache. Raw version pressure data is collected based on one or more threads accessing cache lines of the speculative versioning cache. One or more statistical measures of version pressure are generated based on the collected raw version pressure data. A determination is made as to whether one or more modifications to an operation of a data processing system are to be performed based on the one or more statistical measures of version pressure, the one or more modifications affecting version pressure exerted on the speculative versioning cache. An operationmore » « less
Full Text Available

Similar Records

Title: Cache directory lookup reader set encoding for partial cache line speculation support

Abstract

Citation Formats

Odd boundary address aligned direct memory acess device and method patent, December 1992

Processor associated blocking symbol controls for serializing the accessing of data resources in a computer system patent, April 1999

Eviction override for larx-reserved addresses patent, April 2001

Apparatus and method for preventing cache data eviction during an atomic operation patent, February 2002

System and method providing cache coherency and atomic memory operations in a multiprocessor computer architecture patent, March 2002

Detecting full conditions in a queue patent, October 2002

Information processing apparatus with cache coherency patent, May 2003

Architectural support for thread level speculative execution patent, March 2008

Speculative multiaddress atomicity patent, May 2008

Low complexity speculative multithreading system based on unmodified microprocessor core patent, July 2008

Synchronization of parallel processes using speculative execution of synchronization instructions patent, March 2009

Method and apparatus for enforcing memory reference ordering requirements at the L1 cache level patent, April 2009

Safe store for speculative helper threads patent, February 2010

Verification of memory consistency and transactional memory patent, October 2010

Low complexity speculative multithreading system based on unmodified microprocessor core patent, November 2010

Automated partitioning of a computation for parallel or other high capability architecture patent, November 2011

Transactional memory in out-of-order processors patent, May 2012

Enabling speculative state information in a cache coherency protocol patent, May 2012

Context switching and synchronization patent, June 2012

Multi-thread packet processor patent-application, June 2002

Cache way prediction based on instruction base register patent-application, September 2002

System with wide operand architecture, and method patent-application, September 2002

Using an L2 directory to facilitate speculative loads in a multiprocessor system patent-application, December 2002

Fast and accurate cache way selection patent-application, January 2003

Stall technique to facilitate atomicity in processor execution of helper set patent-application, September 2004

Synchronization of parallel processes patent-application, September 2005

System, apparatus and method for performing look-ahead lookup on predictive information in a cache memory patent-application, February 2006

Memory controller and method for optimized read/modify/write performance patent-application, April 2006

Processor with cache way prediction and method thereof patent-application, May 2006

Fair sharing of a cache in a multi-core/multi-threaded processor by dynamically partitioning of the cache patent-application, June 2006

Transaction based shared data operations in a multiprocessor environment patent-application, July 2006

Implementation of load linked and store conditional operations patent-application, July 2006

Apparatus and method for sparse line write transactions patent-application, February 2007

Thread-Shared Software Code Caches patent-application, March 2007

Separate data/coherency caches in a shared memory multiprocessor system patent-application, July 2007

Architectural support for thread level speculative execution patent-application, August 2007

Snoop Filter Directory Mechanism in Coherency Shared Memory System patent-application, December 2007

Prefetch Miss Indicator for Cache Coherence Directory Misses on External Caches patent-application, August 2008

Low Complexity Speculative Multithreading System Based on Unmodified Microprocessor Core patent-application, October 2008

Computing System with Transactional Memory Using Millicode Assists patent-application, November 2008

Method, Apparatus, System and Program Product Supporting Improved Access Latency for a Sectored Directory patent-application, December 2008

Method and Apparatus for Employing Multi-Bit Register File Cells and SMT Thread Groups patent-application, December 2008

Speculative Memory Prefetch patent-application, January 2009

System and Method for Executing Nested Atomic Blocks Using Split Hardware Transactions patent-application, January 2009

Enabling Speculative State Information in a Cache Coherency Protocol patent-application, March 2009

Strand-Based Computing Hardware and Dynamically Optimizing Strandware for a High Performance Microprocessor System patent-application, June 2009

System and Method for Handling Overflow in Hardware Transactional Memory with Locks patent-application, July 2009

Efficient Deterministic Multiprocessing patent-application, September 2009

Early header CRC in data response packets with variable gap count patent-application, October 2009

Method, System and Apparatus for Reducing Memory Traffic in a Distributed Memory System patent-application, November 2009

Methods and apparatuses for improving speculation success in processors patent-application, May 2010

Cache control device and control method patent-application, July 2010

Using Time Stamps to Facilitate Load Reordering patent-application, August 2010

Multi-Domain Management of a Cache in a Processor System patent-application, September 2010

Using Domains for Physical Address Management in a Multiprocessor System patent-application, September 2010

Hierarchical Bloom Filters for Facilitating Concurrency Control patent-application, December 2010

Transactional Conflict Resolution Based on Locality patent-application, January 2011

Detecting Task Complete Dependencies Using Underlying Speculative Multi-Threading Hardware patent-application, March 2011

Store Aware Prefetching for a Datastream patent-application, March 2011

Conditional Load Store in a Shared Cache patent-application, May 2011

Atomic Commit Predicated on Consistency of Watches patent-application, June 2011

Cache Spill Management Techniques patent-application, June 2011

Physical Aliasing for Thread Level Speculation with a Speculation Blind Cache patent-application, August 2011

Pre-Fetching for a Sibling Cache patent-application, September 2011

Scatter-Add in Data Parallel Architectures conference, January 2005

Active memory operations conference, January 2007

Process coordination with fetch-and-increment conference, January 1991

Transactional Memory: An Overview journal, May 2007

On the value locality of store instructions conference, January 2000

A fetch-and-op implementation for parallel computers conference, January 1988

Algorithms for scalable synchronization on shared-memory multiprocessors journal, February 1991

Odd boundary address aligned direct memory acess device and method
patent, December 1992

Processor associated blocking symbol controls for serializing the accessing of data resources in a computer system
patent, April 1999

Eviction override for larx-reserved addresses
patent, April 2001

Apparatus and method for preventing cache data eviction during an atomic operation
patent, February 2002

System and method providing cache coherency and atomic memory operations in a multiprocessor computer architecture
patent, March 2002

Detecting full conditions in a queue
patent, October 2002

Information processing apparatus with cache coherency
patent, May 2003

Architectural support for thread level speculative execution
patent, March 2008

Speculative multiaddress atomicity
patent, May 2008

Low complexity speculative multithreading system based on unmodified microprocessor core
patent, July 2008

Synchronization of parallel processes using speculative execution of synchronization instructions
patent, March 2009

Method and apparatus for enforcing memory reference ordering requirements at the L1 cache level
patent, April 2009

Safe store for speculative helper threads
patent, February 2010

Verification of memory consistency and transactional memory
patent, October 2010

Low complexity speculative multithreading system based on unmodified microprocessor core
patent, November 2010

Automated partitioning of a computation for parallel or other high capability architecture
patent, November 2011

Transactional memory in out-of-order processors
patent, May 2012

Enabling speculative state information in a cache coherency protocol
patent, May 2012

Context switching and synchronization
patent, June 2012

Multi-thread packet processor
patent-application, June 2002

Cache way prediction based on instruction base register
patent-application, September 2002

System with wide operand architecture, and method
patent-application, September 2002

Using an L2 directory to facilitate speculative loads in a multiprocessor system
patent-application, December 2002

Fast and accurate cache way selection
patent-application, January 2003

Stall technique to facilitate atomicity in processor execution of helper set
patent-application, September 2004

Synchronization of parallel processes
patent-application, September 2005

System, apparatus and method for performing look-ahead lookup on predictive information in a cache memory
patent-application, February 2006

Memory controller and method for optimized read/modify/write performance
patent-application, April 2006

Processor with cache way prediction and method thereof
patent-application, May 2006

Fair sharing of a cache in a multi-core/multi-threaded processor by dynamically partitioning of the cache
patent-application, June 2006

Transaction based shared data operations in a multiprocessor environment
patent-application, July 2006

Implementation of load linked and store conditional operations
patent-application, July 2006

Apparatus and method for sparse line write transactions
patent-application, February 2007

Thread-Shared Software Code Caches
patent-application, March 2007

Separate data/coherency caches in a shared memory multiprocessor system
patent-application, July 2007

Architectural support for thread level speculative execution
patent-application, August 2007

Snoop Filter Directory Mechanism in Coherency Shared Memory System
patent-application, December 2007

Prefetch Miss Indicator for Cache Coherence Directory Misses on External Caches
patent-application, August 2008

Low Complexity Speculative Multithreading System Based on Unmodified Microprocessor Core
patent-application, October 2008

Computing System with Transactional Memory Using Millicode Assists
patent-application, November 2008

Method, Apparatus, System and Program Product Supporting Improved Access Latency for a Sectored Directory
patent-application, December 2008

Method and Apparatus for Employing Multi-Bit Register File Cells and SMT Thread Groups
patent-application, December 2008

Speculative Memory Prefetch
patent-application, January 2009

System and Method for Executing Nested Atomic Blocks Using Split Hardware Transactions
patent-application, January 2009

Enabling Speculative State Information in a Cache Coherency Protocol
patent-application, March 2009

Strand-Based Computing Hardware and Dynamically Optimizing Strandware for a High Performance Microprocessor System
patent-application, June 2009

System and Method for Handling Overflow in Hardware Transactional Memory with Locks
patent-application, July 2009

Efficient Deterministic Multiprocessing
patent-application, September 2009

Early header CRC in data response packets with variable gap count
patent-application, October 2009

Method, System and Apparatus for Reducing Memory Traffic in a Distributed Memory System
patent-application, November 2009

Methods and apparatuses for improving speculation success in processors
patent-application, May 2010

Cache control device and control method
patent-application, July 2010

Using Time Stamps to Facilitate Load Reordering
patent-application, August 2010

Multi-Domain Management of a Cache in a Processor System
patent-application, September 2010

Using Domains for Physical Address Management in a Multiprocessor System
patent-application, September 2010

Hierarchical Bloom Filters for Facilitating Concurrency Control
patent-application, December 2010

Transactional Conflict Resolution Based on Locality
patent-application, January 2011

Detecting Task Complete Dependencies Using Underlying Speculative Multi-Threading Hardware
patent-application, March 2011

Store Aware Prefetching for a Datastream
patent-application, March 2011

Conditional Load Store in a Shared Cache
patent-application, May 2011

Atomic Commit Predicated on Consistency of Watches
patent-application, June 2011

Cache Spill Management Techniques
patent-application, June 2011

Physical Aliasing for Thread Level Speculation with a Speculation Blind Cache
patent-application, August 2011

Pre-Fetching for a Sibling Cache
patent-application, September 2011

Scatter-Add in Data Parallel Architectures
conference, January 2005

Active memory operations
conference, January 2007

Process coordination with fetch-and-increment
conference, January 1991

Transactional Memory: An Overview
journal, May 2007

On the value locality of store instructions
conference, January 2000

A fetch-and-op implementation for parallel computers
conference, January 1988

Algorithms for scalable synchronization on shared-memory multiprocessors
journal, February 1991