skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Version pressure feedback mechanisms for speculative versioning caches

Patent ·
OSTI ID:1083047

Mechanisms are provided for controlling version pressure on a speculative versioning cache. Raw version pressure data is collected based on one or more threads accessing cache lines of the speculative versioning cache. One or more statistical measures of version pressure are generated based on the collected raw version pressure data. A determination is made as to whether one or more modifications to an operation of a data processing system are to be performed based on the one or more statistical measures of version pressure, the one or more modifications affecting version pressure exerted on the speculative versioning cache. An operation of the data processing system is modified based on the one or more determined modifications, in response to a determination that one or more modifications to the operation of the data processing system are to be performed, to affect the version pressure exerted on the speculative versioning cache.

Research Organization:
International Business Machines Corp., Armonk, NY (United States)
Sponsoring Organization:
USDOE
DOE Contract Number:
B554331
Assignee:
International Business Machines Corporation (Armonk, NY)
Patent Number(s):
8,397,052
Application Number:
12/543,688
OSTI ID:
1083047
Country of Publication:
United States
Language:
English

References (10)

Using a transactional execution mechanism to free up processor resources used by a busy-waiting thread patent July 2008
Method and system for conservatively managing store capacity available to a processor issuing stores patent October 2009
Low complexity speculative multithreading system based on unmodified microprocessor core patent July 2008
Speculative versioning cache conference January 1998
Simultaneously multithreaded processing and single event failure detection method patent January 2008
Multiple virtual machine system with efficient cache memory design patent July 2003
Multi-thread execution method and parallel processor system patent July 2006
Write filter cache method and apparatus for protecting the microprocessor core from soft errors patent October 2008
Dynamic handling of object versions to support space and time dimensional program execution patent August 2002
System and method for recycling stale memory content in compressed memory systems patent September 2002