Compact, low power, high resolution ADC per pixel for large area pixel detectors
A compact ADC circuit can include one or more comparators, and a serial DAC (Digital-to-Analog) circuit that provides a signal to the comparator (or comparators). In addition, the ADC circuit can include a serial DAC redistribution sequencer that can provide a plurality of signals as input to the serial DAC circuit and is subject to a redistribution cycle and which receives as input a signal from a data multiplexer whose input connects electronically to an output of the comparator. The circuit can further include an ADC code register that provides an ADC output that connects electronically to the output of the comparator and the input to the data multiplexer. Shared logic circuitry for sharing common logic between pixels can be included, wherein the shared logic circuitry connects electronically to the data multiplexer and the ADC code register, wherein the shared logic circuitry promotes area and power savings for the pixel detector circuit.
- Research Organization:
- Fermi National Accelerator Laboratory (FNAL), Batavia, IL (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC02-07CH11359
- Assignee:
- Fermi Research Alliance, LLC (Batavia, IL)
- Patent Number(s):
- 11,838,666
- Application Number:
- 17/394,351
- OSTI ID:
- 2293947
- Resource Relation:
- Patent File Date: 08/04/2021
- Country of Publication:
- United States
- Language:
- English
Similar Records
A Cryogenic Readout IC with 100 KSPS in-Pixel ADC for Skipper CCD-in-CMOS Sensors
A pixel detector ROIC with a 3-bit, 40 Msps synchronous ADC per pixel for HL LHC