Apparatus and methods for managing packet transfer across a memory fabric physical layer interface
An apparatus and method for managing packet transfer between a memory fabric having a physical layer interface higher data rate than a data rate of a physical layer interface of another device, receives incoming packets from the memory fabric physical layer interface wherein at least some of the packets include different instruction types. The apparatus and method determine a packet type of the incoming packet received from the memory fabric physical layer interface and when the determined incoming packet type is of a type containing an atomic request, the method and apparatus prioritizes transfer of the incoming packet with the atomic request over other packet types of incoming packets, to memory access logic that accesses local memory within an apparatus.
- Research Organization:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States); Advanced Micro Devices, Inc., Santa Clara, CA (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC52-07NA27344; B620717
- Assignee:
- Advanced Micro Devices, Inc. (Santa Clara, CA)
- Patent Number(s):
- 11,720,279
- Application Number:
- 16/701,794
- OSTI ID:
- 2222083
- Resource Relation:
- Patent File Date: 12/03/2019
- Country of Publication:
- United States
- Language:
- English
Attribute based memory pre-fetching technique
|
patent | April 2004 |
Data storage system having acceleration path for congested packet switching network
|
patent | July 2011 |
Uniform memory access architecture
|
patent | July 2019 |
Mutual Exclusion in a Non-Coherent Memory Hierarchy
|
patent-application | October 2017 |
Similar Records
Defense mechanism for non-volatile memory based main memory
Distributed gather/scatter operations across a network of memory nodes